

# **RFX144V24-S23 and RFX96V24-S23 MONOFAX Modems**

---

## **Designer's Guide (Preliminary)**

## NOTICE

Information furnished by Rockwell International Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Rockwell International for its use, nor any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of Rockwell International other than for circuitry embodied in Rockwell products. Rockwell International reserves the right to change circuitry at any time without notice. This document is subject to change without notice.

MONOFAX is a registered trademark of Rockwell International.

DigiTalk is a trademark of Rockwell International.

# Table of Contents

<b>1. INTRODUCTION .....</b>	<b>1-1</b>
1.1 SUMMARY .....	1-1
1.2 FEATURES .....	1-3
1.3 TECHNICAL SPECIFICATIONS .....	1-5
<b>2. HARDWARE INTERFACE SIGNALS .....</b>	<b>2-1</b>
<b>3. SOFTWARE INTERFACE .....</b>	<b>3-1</b>
3.1 INTERFACE MEMORY .....	3-1
3.1.1 Interface Memory Map .....	3-1
3.1.2 Interface Memory Bit Definitions .....	3-1
3.2 SOFTWARE INTERFACE CONSIDERATIONS .....	3-19
3.2.1 Parallel Data Transfer .....	3-19
3.2.2 Programmable Interrupt Feature .....	3-19
3.2.3 8-Bit Audio Mode Operation .....	3-21
3.2.4 16-Bit Audio Mode Operation .....	3-21
3.2.5 DTMF Receiver .....	3-22
3.2.6 FSK 7E Flag Detector .....	3-23
3.2.7 V.23 Mode Operation .....	3-24
3.2.8 Caller ID Mode Operation .....	3-24
3.2.9 High Speed Timing .....	3-26
3.2.10 Power-On/Reset DSP Test Mode and Crystal Selection .....	3-29
<b>4. DSP RAM ACCESS .....</b>	<b>4-1</b>
4.1 INTERFACE MEMORY ACCESS TO DSP RAM .....	4-1
4.1.1 Host Programmable Data .....	4-1
4.1.2 Host DSP RAM Read and Write Procedures .....	4-1
4.1.3 DSP RAM Read Procedure .....	4-1
4.1.4 DSP RAM Write Procedure .....	4-2
4.2 DIAGNOSTIC DATA SCALING .....	4-6
<b>5. HDLC FRAMING .....</b>	<b>5-1</b>
5.1 HDLC FRAMES .....	5-1
5.1.1 Frame Fields .....	5-1
5.1.2 Frame Abortion, Frame Idle, And Time Fill .....	5-2
5.2 IMPLEMENTATION .....	5-3
5.2.1 Mode Selection .....	5-5
5.2.2 Transmission and Reception Rate .....	5-5
5.2.3 Transmitter and Receiver Initialization .....	5-5
5.2.4 Flag Transmission and Reception .....	5-6
5.2.5 Information Field Transmission and Reception .....	5-6
5.2.6 FCS and Ending Flag Transmission and Reception .....	5-7
5.2.7 Underrun and Overrun Conditions .....	5-8
5.2.8 Transmit Mode Control .....	5-8
5.3 EXAMPLE APPLICATION .....	5-8
<b>6. TONE DETECTOR FILTER TUNING .....</b>	<b>6-1</b>
6.1 PROGRAMMABLE TONE DETECTORS .....	6-1
6.1.1 Computation of Tone Detector Coefficients .....	6-1
6.1.2 Energy Averaging Filter .....	6-3
6.1.3 Filter Coefficients .....	6-7
6.2 TONE DETECTORS IN VOICE CODEC, AUDIO CODEC AND AUDIO MODES .....	6-7

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

<b>7. DTMF DIALING WITH AUTO DIALER .....</b>	<b>7-1</b>
7.1 DTMF REQUIREMENTS .....	7-1
7.2 SETTING OSCILLATOR PARAMETERS.....	7-1
7.3 DETECTING ANSWER TONE.....	7-2
7.4 COMPLETE CALLING SEQUENCE .....	7-2
7.5 SINGLE TONE GENERATION .....	7-4
<b>8. VOICE CODEC AND AUDIO CODEC MODES WITH ROOM MONITOR .....</b>	<b>8-1</b>
8.1 VOICE ENCODER AND AUDIO ENCODER .....	8-1
8.1.1 Voice and Audio Activated Message Encoding.....	8-2
8.1.2 End of Message Detection.....	8-3
8.1.3 Encoder Automatic Gain Control (AGC).....	8-3
8.2 VOICE DECODER AND AUDIO DECODER .....	8-9
8.3 ERROR CORRECTION CODING AND ARAM MESSAGE STORAGE .....	8-11
8.4 ROOM MONITOR.....	8-11
8.5 TONE DETECTION.....	8-12
<b>9. T.30 IMPLEMENTATION .....</b>	<b>9-1</b>
9.1 GENERAL.....	9-1
9.1.1 Phase A .....	9-1
9.1.2 Phase B .....	9-1
9.1.3 Phase C .....	9-8
9.1.4 Phase D .....	9-8
9.1.5 Phase E .....	9-8
9.1.6 Flowcharts.....	9-8
9.2 ERROR CORRECTION MODE .....	9-25
9.2.1 General.....	9-25
9.2.2 ECM Frame Structure.....	9-25
9.3 SIGNAL RECOGNITION ALGORITHM .....	9-29
9.3.1 FSK vs. High Speed .....	9-29
9.3.2 FAX vs. Voice.....	9-29
9.4 SHORT TRAIN EXAMPLE.....	9-33
<b>10. CALLER ID .....</b>	<b>10-1</b>
10.1 INTRODUCTION.....	10-1
10.2 CALLING NUMBER DELIVERY SPECIFICATION .....	10-1
10.3 PARAMETERS.....	10-1
10.4 PROTOCOL.....	10-1
10.5 DAA REQUIREMENTS .....	10-3
10.6 MODEM REQUIREMENTS .....	10-3
10.7 APPLICATIONS .....	10-3
10.8 REFERENCES.....	10-3
<b>11. DIGITAL EQUALIZATION/HIGH PASS FILTER .....</b>	<b>11-1</b>
11.1 PROGRAMMABLE DIGITAL EQUALIZER (PDE) .....	11-1
11.1.1 PDE Frequency Response.....	11-1
11.1.2 PDE Coefficients .....	11-1
11.2 FIXED DIGITAL CABLE COMPROMISE EQUALIZER.....	11-1
11.3 HIGH PASS FILTER.....	11-1
<b>12. FULL-DUPLEX SPEAKERPHONE .....</b>	<b>12-1</b>
12.1 INTRODUCTION.....	12-1
12.2 SPEAKERPHONE DESIGN.....	12-1
12.2.1 Microphone/Speaker Placements.....	12-1
12.2.2 Microphone and Speaker Gains.....	12-2
12.2.3 Hybrid Interface .....	12-2
12.3 SPEAKERPHONE CONTROL .....	12-2
12.3.1 Speakerphone Mode Registers.....	12-2
12.3.2 FDX Speakerphone Mode.....	12-3

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

12.3.3 Tone Transmit Mode .....	12-3
12.3.4 Handset Mode .....	12-3
12.3.5 Microphone Volume Control.....	12-4
12.3.6 Speaker Volume Control.....	12-4
12.3.7 Microphone and Speaker Muting .....	12-5
12.3.8 Microphone and Speaker AGC .....	12-5
12.3.9 Speech Detectors.....	12-5
12.3.10 Scaling of Transmit Output to Line .....	12-6
12.3.11 Speakerphone Modes and Active Bits.....	12-6
<b>13. PERFORMANCE.....</b>	<b>13-1</b>
13.1 TYPICAL BIT ERROR RATES.....	13-1
13.2 TYPICAL PHASE JITTER.....	13-1
13.3 DTMF PERFORMANCE .....	13-1
<b>14. MODEM INTERFACE CIRCUIT.....</b>	<b>14-1</b>
14.1 CIRCUIT AND COMPONENTS .....	14-1
14.1.1 Crystal/Oscillator Specifications .....	14-1
14.1.2 Transmit Level and Receive Threshold Trimmers.....	14-1
14.1.3 Echo Canceller Working Condition .....	14-1
14.1.4 Room Acoustic Echo Canceller Working Condition.....	14-1
14.2 PC BOARD LAYOUT CONSIDERATIONS.....	14-8
14.2.1 General Board Layout Guidelines .....	14-8
14.2.2 Electromagnetic Interference (EMI) Considerations.....	14-9
14.2.3 Crystal Oscillator EMI Considerations .....	14-9
<b>15. PACKAGE DIMENSIONS.....</b>	<b>15-1</b>

## List of Figures

Figure 2-1. Modem Functional Interconnect Diagram.....	2-2
Figure 2-2. MDP Pin Signals - 100-Pin PQFP .....	2-3
Figure 2-3. XIA Pin Signals - 28-Pin PLCC .....	2-5
Figure 2-4. Microprocessor Interface Waveforms .....	2-15
Figure 2-5. Transmitter Signal Timing.....	2-16
Figure 2-6. Receiver Signal Timing.....	2-16
Figure 2-7. Eye Pattern Timing.....	2-17
Figure 2-8. Eye Pattern Circuit .....	2-18
Figure 3-1. Interface Memory Map .....	3-2
Figure 3-2. Parallel Data Transfer Routine.....	3-20
Figure 3-3. DTMF Receiver Status Bit Timing.....	3-22
Figure 3-4. FSK 7E Flag Detector Timing .....	3-23
Figure 3-5. V.23 Modes Setup Procedure.....	3-25
Figure 3-6. Caller ID Mode Setup Procedure .....	3-26
Figure 3-7. High Speed Mode Status Bit Timing.....	3-27
Figure 4-1. Host Flowchart - RAM Data Read and RAM Data Write .....	4-5
Figure 5-1. HDLC Frame .....	5-1
Figure 5-2. CRC Polynomial Implementation .....	5-2
Figure 5-3. HDLC Process .....	5-3
Figure 5-4. HDLC Signals Timing .....	5-4
Figure 6-1. Modem Tone Detection Diagram .....	6-1
Figure 6-2. Typical Single Filter Response .....	6-4
Figure 6-3. Typical Cascade Filter Response.....	6-4
Figure 6-4. Z-Plane Pole-Zero Diagram .....	6-5
Figure 6-5. Bandwidth and Offset Frequencies .....	6-6
Figure 6-6. Alpha-zero Center Frequency .....	6-6
Figure 7-1. Autodialer Flowchart.....	7-5
Figure 8-1. Encoder Implementation.....	8-2
Figure 8-2. AGC Operation.....	8-4
Figure 8-3. AGC Implementation .....	8-5
Figure 8-4. AGC Implementation .....	8-6
Figure 8-5. AGC Parameters Operating Envelope .....	8-7
Figure 8-6. Decoder Implementation.....	8-10
Figure 9-1. Basic Block Diagram of G3 Facsimile .....	9-2
Figure 9-2. G3 Facsimile Procedure .....	9-2
Figure 9-3. Transmit Calling Tone (CNG) (1100 Hz) .....	9-3
Figure 9-4. Detecting CNG Tone (1100 Hz).....	9-4
Figure 9-5. Transmit Called Tone (CED) (2100 Hz).....	9-5
Figure 9-6. Detecting CED Tone (2100 Hz) .....	9-6
Figure 9-7. HDLC Frame Structure.....	9-7
Figure 9-8. Phase C Format.....	9-10
Figure 9-9. Transmit FSK/HDLC Signals.....	9-11
Figure 9-10. Setup for Programmable Interrupt.....	9-12
Figure 9-11. Low Speed Configuration Subroutine.....	9-13
Figure 9-12. Transmit Preamble.....	9-14
Figure 9-13. Low Speed Interrupt-Driven Transmit.....	9-15
Figure 9-14. Receive FSK/HDLC Signals.....	9-16
Figure 9-15. Low Speed Interrupt-Driven Receive.....	9-17
Figure 9-16. High Speed Configuration Setup.....	9-18
Figure 9-17. Transmitting TCF.....	9-19
Figure 9-18. High Speed Message Transmission.....	9-20
Figure 9-19. High Speed Interrupt-Driven Transmit.....	9-21
Figure 9-20. High Speed Reception Setup.....	9-22
Figure 9-21. High Speed Interrupt Driven Receive .....	9-23
Figure 9-22. Valid Training Sequence Check .....	9-24
Figure 9-23. ECM Frame Structure.....	9-26
Figure 9-24. ECM Message Protocol Example.....	9-27

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

Figure 9-25. PPS and PPR Frame Structure.....	9-28
Figure 9-26. Signal Recognition Algorithm in High Speed Mode.....	9-30
Figure 9-27. FSK Signal Detection Algorithm in Voice Mode.....	9-31
Figure 9-28. CNG Detection (1100 Hz) in Voice Mode.....	9-32
Figure 9-29. Example V.17 Short Train Time Line.....	9-33
Figure 10-1. DAA Circuit Supporting CND.....	10-2
Figure 10-2. Caller ID Example Flowchart.....	10-4
Figure 11-1. High Speed and V.21 Receive Signal Path.....	11-2
Figure 11-2. High Speed and V.21 Transmit Signal Path.....	11-3
Figure 11-3. PDE Block Diagram.....	11-3
Figure 11-4. PDE Response.....	11-4
Figure 11-5. Digital Cable Equalizer Frequency Response.....	11-5
Figure 11-6. Receive Path Frequency Response without HPF.....	11-6
Figure 11-7. Receive Path Frequency Response with HPF.....	11-7
Figure 13-1. Typical Bit Error Rate (BER) Curves.....	13-3
Figure 14-1. Recommended Modem/Speakerphone Interface Circuit.....	14-2
Figure 14-2. Typical Line Interface Circuit.....	14-3
Figure 14-3. Typical Interface to External Hybrid.....	14-3
Figure 14-4. Typical Microphone Circuit.....	14-4
Figure 14-5. Typical Speaker Circuit.....	14-4
Figure 15-1. 100-Pin PQFP Dimensions.....	15-1
Figure 15-2. 28-Pin PLCC Dimensions.....	15-2

## List of Tables

Table 1-1. Modem Models and Supported Features .....	1-2
Table 1-2. Configurations, Signaling Rates, and Data Rates .....	1-6
Table 1-3. Turn-On Sequence Times.....	1-7
Table 1-4. Turn-Off Sequence Times.....	1-7
Table 1-5. V.23 Default Turn-On and Turn-Off Sequences.....	1-8
Table 2-1. MDP Pin Signals - 100-Pin PQFP .....	2-4
Table 2-2. XIA Pin Signals - 28-Pin PLCC.....	2-5
Table 2-3. MDP Hardware Interface Signal Definitions.....	2-6
Table 2-4. XIA Hardware Interface Signal Definitions.....	2-11
Table 2-5. Digital Electrical Characteristics .....	2-12
Table 2-6. Analog Electrical Characteristics .....	2-13
Table 2-7. Current and Power Requirements.....	2-14
Table 2-8. Absolute Maximum Ratings .....	2-14
Table 2-9. Microprocessor Interface Timing.....	2-16
Table 3-1. Interface Memory Bit Definitions .....	3-3
Table 3-2. High Speed Status Bit Timing .....	3-26
Table 3-3. Power-On Reset Self-Test Values.....	3-29
Table 4-1. Modem DSP RAM Access Codes .....	4-3
Table 4-2. Modem DSP RAM Access Codes - SBRAM.....	4-4
Table 5-1. Transmitter and Receiver Initialization.....	5-5
Table 6-1. Filter Coefficient RAM Access Codes.....	6-7
Table 6-2. Calculated Coefficient Values, 9600 Hz Sample Rate.....	6-8
Table 6-3. Calculated Coefficient Values, 8000 Hz Sample Rate.....	6-9
Table 6-4. Calculated Coefficient Values, 4000 Hz Sample Rate.....	6-10
Table 7-1. DTMF Signals.....	7-1
Table 7-2. DTMF Parameters.....	7-3
Table 7-3. Common Single Tone Parameters .....	7-4
Table 9-1. FR3 Coefficient for 1650 Hz Detection .....	9-29
Table 11-1. PDE Poles and Zeros .....	11-5
Table 11-2. PDE PRAM Access Codes.....	11-5
Table 12-1. Register Location 0E Use .....	12-7
Table 12-2. Register Location 0F Use.....	12-7
Table 13-1. DTMF Receiver Performance Characteristics.....	13-2
Table 14-1. Typical Modem Interface Parts List .....	14-5
Table 14-2. Crystal Specifications - 49.92 MHz/53.76 MHz - Third Overtone - Surface Mount.....	14-7
Table 14-3. Modem Pin Noise Characteristics .....	14-10

## 1. INTRODUCTION

### 1.1 SUMMARY

The Rockwell RFX144V24-S23 and RFX96V24-S23 MONOFAX<sup>®</sup> facsimile modem family provides 14400 bps and 9600 bps half-duplex capability with options supporting DigiTalk<sup>™</sup> voice and ADPCM audio codecs, DigiTalk<sup>™</sup> full-duplex speakerphone, and V.23 full-duplex. The modem models are identified in Table 1-1.

These functions are supplied in a single VLSI device or two-device set (for speakerphone). The MDP (modem data pump) is packaged in a 100-pin PQFP. The MDP contains an internal integrated analog codec (IIA) and is pin-compatible with the RFX144V12/RFX96V12 and RFX144V12-S/RFX96V12-S MONOFAX modems. The XIA (external integrated analog codec), provided with speakerphone models, is packaged in a 28-pin PLCC.

This device family enables cost-effective development of a common facsimile machine design with digital answering machine and/or full-duplex speakerphone.

#### Facsimile Modem Features

The modem can operate at 14400 (RFX144 models), 12000 (RFX144 models), 9600, 7200, 4800, 2400, or 300 bps, and can perform HDLC framing per T.30 at all rates. A programmable DTMF detector, three programmable tone detectors, and Caller ID demodulator are provided.

#### DigiTalk<sup>™</sup> Voice and ADPCM Audio Codecs (V24 Option)

The DigiTalk<sup>™</sup> V24 voice coder/decoder (codec) compresses voice at an average rate of 2.9 kbps or at a fixed rate of 4.7 kbps with near toll quality playback. An average rate of 2.9 kbps provides 24 minutes of stored voice messages in 4 Mbits of memory. This voice codec allows the host controller to efficiently store and playback digital incoming messages (ICMs) and outgoing messages (OGMs).

The ADPCM audio codec compresses audio signals (e.g., music/voice) at 32 kbps or 24 kbps for highest fidelity coding and reproduction.

Selectable error correction coding allows storage in audio grade RAMs (ARAMs). Echo cancellation techniques employed during playback allow DTMF and tone detection during voice/audio codec operation to support user selectable features. The coder can record messages from either the IIA or XIA. Dual/single tone transmission is available when the decoder is disabled.

#### The DigiTalk<sup>™</sup> Speakerphone (-S Option)

The DigiTalk<sup>™</sup> speakerphone provides full-duplex hands-free voice conversation with both acoustic and line echo cancellation.

The speakerphone algorithm constantly adjusts its parameters to deliver the best performance during real-time conditions, allowing automatic fallback from full-duplex to pseudo-duplex. The host controller can easily set up the speaker mute, microphone mute, automatic gain control (AGC) enable/disable, microphone level, speaker volume, tone transmit, and handset functions.

#### V.23 Full-Duplex (-23 Option)

Both full-duplex transmit and receive (with asymmetric 1200/75 bps connection) and half-duplex (1200 bps) asynchronous V.23 are supported, as well as both serial and parallel interfaces to the modem. The V.23 algorithm includes an optional, programmable, receive compromise equalizer which is active in both V.23 and Caller ID (V.23 Receive only) modes.

Common applications for V.23 include France's Minitel and Japan's Lowest Cost Routing.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 1-1. Modem Models and Supported Features**

Modem Model	Package(s)		Supported Features			
	MDP (100-Pin PQFP)	XIA (28-Pin PLCC)	Maximum Line Speed	DigiTalk Voice and ADPCM Audio Codecs (V24)	Full-Duplex Speakerphone (-S)	Full-Duplex V.23 (-23)
RFX144V24-S23	•	•	14.4 kbps	•	•	•
RFX144V24-S	•	•	14.4 kbps	•	•	-
RFX144V24-23	•	-	14.4 kbps	•	-	•
RFX144V24	•	-	14.4 kbps	•	-	-
RFX144-S23	•	•	14.4 kbps	-	•	•
RFX144-S	•	•	14.4 kbps	-	•	-
RFX96V24-S23	•	•	9.6 kbps	•	•	•
RFX96V24-S	•	•	9.6 kbps	•	•	-
RFX96V24-23	•	-	9.6 kbps	•	-	•
RFX96V24	•	-	9.6 kbps	•	-	-
RFX96-S23	•	•	9.6 kbps	-	•	•
RFX96-S	•	•	9.6 kbps	-	•	-

## 1.2 FEATURES

- Group 3 facsimile transmission/reception
  - ITU-T V.17 and V.33 (RFX144 models)
  - ITU-T V.29, V.27 ter, T.30, V.21 Channel 2, T.4
  - HDLC framing at all speeds
  - Receive dynamic range: 0 dBm to -43 dBm
  - Automatic adaptive equalization
  - Fixed and programmable digital compromise equalization
- V.27 ter short train
- V.21 channel 2
  - DTMF detect and tone detect
- Caller ID reception
  - Compromise equalizer
- DigiTalk™ voice codec (V24 Option)
  - 24 minutes of voice storage per 4 Mbit memory
  - Near toll quality voice recording and playback
  - Programmable AGCs
  - Error correction coding allows ARAM usage
  - DTMF detect, tone detect, and tone transmit
  - Pitch synchronized fast and slow playback
  - Near-end echo cancellation
- ADPCM audio codec (V24 Option)
  - High fidelity recording and playback of audio signals
  - 32 kbps and 24 kbps
  - Programmable AGC
  - DTMF detect, tone detect, and tone transmit
  - Near-end echo cancellation
- 8-bit or 16-bit high quality audio mode transmission/reception
- Room monitor
- DigiTalk™ full-duplex speakerphone (-S Option)
  - Acoustic echo cancellation
  - Line echo cancellation
  - Programmable microphone AGC
  - Programmable speaker AGC
  - Microphone volume selection and muting
  - Speaker volume control and muting
    - 30 dB speaker volume control range in 2 dB steps
  - Two DTMF generators and one tone detector
  - Auto fallback toward pseudo-duplex operation under poor operating conditions
  - Programmable handset echo simulation in handset operation

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

- 2-wire V.23 (-23 Option)
  - Full-duplex modes:
    - TX = 75 bps, RX = 1200 bps
    - TX = 1200 bps, RX = 75 bps
  - Half-duplex mode:
    - TX = RX = 1200 bps
  - Serial and parallel data modes
  - Programmable parallel data mode
    - 5, 6, 7, or 8 data bits
    - 1 or 2 Stop bits
    - Mark, Space, Even, or Odd Parity
  - Break function
  - Transmitter squelch
  - Compromise equalizer
- Programmable transmit level
- Programmable dual tone generation
- Programmable tone detection
- Programmable interface memory interrupt
- Programmable ring detector
- Eight general purpose input (GPI) and eight general purpose output (GPO) pins for host assignment
- DTE interface: two alternate ports
  - Selectable microprocessor bus (6500 or 8085)
  - ITU-T V.24 (EIA/TIA-232-E compatible) interface
- TTL and CMOS compatible
- +5V operation
- Power consumption (see Table 2-7):
  - Normal: 620 mW (typical)
  - Sleep: 10.8 mW (typical)
- Packaging
  - MDP: 100-pin PQFP (plastic quad flat pack)
  - XIA: 28-pin PLCC (plastic leaded chip carrier)
- Software compatible with other MONOFAX modems

## 1.3 TECHNICAL SPECIFICATIONS

### Configurations, Signaling Rates and Data Rates

The selectable modem configurations, along with the corresponding signaling (baud) rates and data rates, are listed in Table 1-2.

### Tone Generation

The modem can generate voice-band single or dual tones from 0 Hz to 4800 Hz with a resolution of 0.15 Hz and an accuracy of 0.01%. Tones over 3400 Hz are attenuated. Dual tone generation allows the modem to operate as a programmable DTMF dialer.

### Data Encoding

The data encoding conforms to ITU-T recommendations V.17 (RFX144 models), V.33 (RFX144 models), V.29, V.27 ter, V.21 Channel 2, V.23 (-23 Option) and V.23 receive.

### Automatic Adaptive Equalizer

An adaptive equalizer in V.17 (RFX144 models), V.33 (RFX144 models), V.29 and V.27 ter modes compensates for transmission line amplitude and group delay distortion.

### Fixed Digital Cable Compromise Equalizer

Compromise equalization can improve performance when operating over low quality lines. The modem has a selectable fixed digital compromise cable equalizer in the high speed receive and transmit data paths.

The modem includes an optional host programmable Receive Compromise Equalizer for V.23 1200 bps reception and Caller ID mode (-23 Option).

### Transmitted Data Spectrum

The transmitted data spectrum is shaped in the baseband by an excess bandwidth finite impulse response filter (FIR) with the following characteristics:

When operating at 2400 baud, the transmitted spectrum is shaped by a square root of 20% raised cosine filter.

When operating at 1600 baud, the transmitted spectrum is shaped by a square root of 50% raised cosine filter.

When operating at 1200 baud, the transmitted spectrum is shaped by a square root of 90% raised cosine filter.

The out-of-band transmitter energy levels in the 4 kHz - 50 kHz frequency range are below -55.0 dBm.

### Turn-on Sequence

Transmitter turn-on sequence times are shown Table 1-3.

### Turn-off Sequence

Transmitter turn-off sequence times are shown in Table 1-4.

### Transmit Level

The transmitter output (TXA) level is programmable in the DSP RAM from 0 dBm to -15.0 dBm. The modem adjusts the output level by digitally scaling the output to the transmitter's digital-to-analog converter.

### Scrambler/Descrambler

The modem incorporates a self-synchronizing scrambler/descrambler in accordance with V.17 (RFX144 models), V.33 (RFX144 models), V.29, or V.27 ter recommendations, depending on the selected configuration.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

## Receive Dynamic Range

The receiver satisfies PSTN performance requirements for received line signal levels from 0 dBm to -43 dBm measured at the Receiver Analog Input (RXA) input. An external input buffer and filter must be supplied between RXA and RIN.

The default values of the programmable Received Line Signal Detector (~RLSD) turn-on and turn-off threshold levels are -43 dBm and -48 dBm, respectively. The ~RLSD threshold levels can be programmed over the following range:

Turn on: -10 dBm to -47 dBm

Turn off: -10 dBm to -52 dBm

## Receiver Timing

The timing recovery circuit can track a  $\pm 0.01\%$  frequency error in the associated transmit timing source.

## Carrier Recovery

The carrier recovery circuit can track a  $\pm 7$  Hz frequency offset in the received carrier.

## Clamping

Received Data (RXD) is clamped to a constant mark whenever ~RLSD is off.

## Tone Detectors

The tone detector signal path is separate from the main received signal path thus enabling tone detection to be independent of the receiver status. The tone detectors operate in all modes, except V.23 without tone detectors, and speakerphone where only tone detector one is operational. The filter coefficients of each filter are host programmable in RAM.

**Table 1-2. Configurations, Signaling Rates, and Data Rates**

Configuration	Modulation	Carrier Frequency (Hz) $\pm 0.01\%$	Data Rate (bps) $\pm 0.01\%$	Baud (Symbols/Sec.)	Bits /Symbol	Constellation Points
V.17/V.33 14400 <sup>2</sup>	TCM	1700 or 1800	14400	2400	6	128
V.17/V.33 12000 <sup>2</sup>	TCM	1700 or 1800	12000	2400	5	64
V.17 9600 <sup>2</sup>	TCM	1700 or 1800	9600	2400	4	32
V.17 7200 <sup>2</sup>	TCM	1700 or 1800	7200	2400	3	16
V.29 9600	QAM	1700	9600	2400	4	16
V.29 7200	QAM	1700	7200	2400	3	8
V.29 4800	QAM	1700	4800	2400	2	4
V.27 ter 4800	DPSK	1800	4800	1600	3	8
V.27 ter 2400	DPSK	1800	2400	1200	2	4
V.21 Channel 2 300	FSK	1650, 1850	300	300	1	–
V.23 receive HDX	FSK	1300, 2100	1200	1200	1	–
V.23 1200/75 <sup>3</sup>	FSK	1300, 2100/ 390, 450	1200/75	1200/75	1	–

**Notes:**

1. Modulation legend:
  - QAM: Quadrature Amplitude Modulation
  - DPSK: Differential Phase Shift Keying
  - FSK: Frequency Shift Keying
  - TCM: Trellis-Coded Modulation
2. RFX144 models only.
3. V.23 models only.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 1-3. Turn-On Sequence Times**

Configuration	~RTS On to ~CTS On	
	Echo Protector Tone Disabled	Echo Protector Tone Enabled
V.17/V.33	1395 ms	1602 ms
V.17 Short Train	144 ms	351 ms
V.29 Long Train	255 ms	443 ms
V.27 ter 4800 bps Long Train	710 ms	917 ms
V.27 ter 4800 bps Short Train	52 ms	259 ms
V.27 ter 2400 bps Long Train	945 ms	1152 ms
V.27 ter 2400 bps Short Train	69 ms	276 ms
V.21 Channel 2 300 bps	≤ 14 ms	≤ 14 ms

**Table 1-4. Turn-Off Sequence Times**

Configuration	Data and Scrambled Ones	No Trans-mitted Energy	Total
V.17 Long and Short Train/V.33	13.3 ms	20 ms	33.3 ms
V.29 Long Train	5 ms	20 ms	25 ms
V.27 ter 4800 bps Long and Short Train	7 ms	20 ms	27 ms
V.27 ter 2400 bps Long and Short Train	10 ms	20 ms	30 ms
V.21 Channel 2 300 bps	7 ms	0 ms	7 ms

**Notes:**

1. In parallel data mode, the turn-off sequence may be extended by 8 bit times.
2. In HDLC mode, the turn-off sequence may be extended by more than 8 bit times.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

## Voice Codec Mode (V24 Option)

In this mode, the modem can compress a voice message at an average rate of 2.9 kbps or at a fixed rate of 4.7 kbps and decompress a voice message at various pitch synchronized playback speeds. Optional error correction coding is available for use with ARAMs.

DTMF detect, tone detect, tone transmit and room monitor functions are also supported.

## Audio Codec Mode (V24 Option)

This mode enables the host to record and playback audio (e.g., music/voice) with highest fidelity. The modem can compress an audio signal to 32 kbps or 24 kbps.

DTMF detect, tone detect, tone transmit and room monitor functions are also supported.

## Audio Mode

The Audio Mode enables the host to transmit and receive 8-bit or 16-bit audio signals. In this mode, the host can access the analog-to-digital (A/D) converter (ADC) and the digital-to-analog (D/A) converter (DAC). Incoming analog audio signals can then be converted to digital format and digital signals can be converted to analog audio output.

DTMF detect during transmit, and tone detect during transmit and receive, are supported.

## Room Monitor Mode

Room Monitor Mode allows the remote-end user to monitor the local room activity by listening to audio captured by the microphone connected to the XIA input or, in the absence of the XIA, to the IIA input. Room monitor operation is also available in Voice Codec Mode and Audio Codec Mode.

## Speakerphone Mode (-S Option)

The speakerphone Mode provides hands-free full-duplex telephone operation under host control. The host can separately control volume, muting, AGC, and tone generation in microphone and speaker channels. The speakerphone automatically recalculates loop control parameters to maintain duplexity and stability.

## V.23 Full-Duplex Features (-23 Option)

The modem can transmit and detect Break signals (continuous Space).

The Mark and Space frequencies are 1300 and 2100 Hz, respectively, for 1200 bps, and 390 and 450 Hz, respectively, for 75 bps.

The modem transmitter output can be forced to zero.

The modem includes an optional host programmable Receive Compromise Equalizer for V.23 1200 bps reception and Caller ID Mode.

Default transmitter turn-on sequence time is shown in Table 1-5. See Section 4 for programming information.

**Table 1-5. V.23 Default Turn-On and Turn-Off Sequences**

Configuration	RTS On to CTS On	RTS Off to CTS Off
V.23 FDX	10.5 ms	2.2 ms

## 2. HARDWARE INTERFACE SIGNALS

The hardware interface signals are shown in Figure 2-1.

In Figure 2-1, any point that is active when exhibiting the relatively more negative voltage of a two-voltage system (e.g., 0 VDC for TTL or -12 VDC for EIA/TIA-232-E) is called active low and is represented by a small circle at the signal point. Active low signals are indicated by a tilde (~), e.g., ~RESET. Edge-triggered clocks are indicated by a small triangle (e.g., DCLK). Open-collector (open-source or open-drain) outputs are denoted by a small half circle (e.g., signal ~IRQ1).

A clock intended to activate logic on its rising edge (low-to-high transition) is called active low, while a clock intended to activate logic on its falling edge (high-to-low transition) is called active high. When a clock input is associated with a small circle, the input activates on a falling edge. If no circle is shown, the input activates on a rising edge.

The MDP pin assignments are shown in Figure 2-2 and hardware interface signals are listed by pin number in Table 2-1.

The XIA pin assignments are shown in Figure 2-3 and hardware interface signals are listed by pin number in Table 2-2.

The MDP hardware interface signals are defined in Table 2-3.

The XIA hardware interface signals are defined in Table 2-4.

Digital signal interface characteristics are defined in Table 2-5.

Analog signal interface characteristics are defined in Table 2-6.

Power consumption is listed in Table 2-7.

Absolute maximum ratings are specified in Table 2-8.

The microprocessor host bus interface waveforms are illustrated in Figure 2-4. The microprocessor host bus timing is listed in Table 2-9.

The serial DTE interface waveforms are illustrated in Figure 2-5 and Figure 2-6.

The eye pattern waveforms are illustrated in Figure 2-7. A schematic for an eye pattern generator circuit is shown in Figure 2-8.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide




Figure 2-1. Modem Functional Interconnect Diagram

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide




Figure 2-2. MDP Pin Signals - 100-Pin PQFP

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 2-1. MDP Pin Signals - 100-Pin PQFP**

Pin	Signal Label	I/O Type	Interface	Pin	Signal Label	I/O Type	Interface
1	RS4	IA	Host Parallel Interface	51	NC		
2	RS3	IA	Host Parallel Interface	52	~CS	IA	Host Parallel Interface
3	RS2	IA	Host Parallel Interface	53	~READ	IA	Host Parallel Interface
4	RS1	IA	Host Parallel Interface	54	GPI2	IA	General Purpose Input
5	RS0	IA	Host Parallel Interface	55	GPI3	IA	General Purpose Input
6	VDD1	PWR	VCC	56	GPI4	IA	General Purpose Input
7	D7	IA/OB	Host Parallel Interface	57	GPI5	IA	General Purpose Input
8	D6	IA/OB	Host Parallel Interface	58	VDD2	PWR	VCC
9	D5	IA/OB	Host Parallel Interface	59	GPI6	IA	General Purpose Input
10	D4	IA/OB	Host Parallel Interface	60	GPI7/RINGD	IA	General Purpose Input/Line Interface
11	D3	IA/OB	Host Parallel Interface	61	GPO7	OB	General Purpose Output
12	D2	IA/OB	Host Parallel Interface	62	GPO6	OB	General Purpose Output
13	D1	IA/OB	Host Parallel Interface	63	GPO5	OB	General Purpose Output
14	D0	IA/OB	Host Parallel Interface	64	GPO4	OB	General Purpose Output
15	~WRITE	IA	Host Parallel Interface	65	GPO3	OB	General Purpose Output
16	DGND1	GND	DGND	66	DGND2	GND	DGND
17	RXOUT	MI	MDP: SR3IN (79)	67	~CTS	OA	DTE Serial Interface
18	RMODE	MI	MDP: TMODE (23) & SR1IO (88); XIA: RMODE (7)	68	~IRQ1	OC	Host Parallel Interface
19	TSTROBE	MI	MDP: IA1CLK (86)	69	GPO2	OB	General Purpose Output
20	TRESET	MI	MDP: SA1CLK (87)	70	GPO1	OB	General Purpose Output
21	DGND A1	GND	AGND	71	GPO0	OB	MDP: ~SLEEP (36)
22	NC			72	~RESET	OA	Reset Circuit
23	TMODE	MI	MDP: RMODE (18)	73	XTLI	I	Crystal/Clock Circuit
24	TXDAT	MI	MDP: SR4OUT (90)	74	XTLO	O	Crystal/Clock Circuit
25	AVDD	PWR	VCC through power decoupling filter	75	XCLK	OD	Diagnostic Circuit
26	~TALK	OD	Line Interface	76	YCLK	OD	Diagnostic Circuit
27	AGND1	GND	AGND	77	VDD3	PWR	VCC
28	TXA1	O(DD)	Analog Switch/Line Interface (TXA1)	78	~IRQ2	OC	Host Parallel Interface
29	TXA2	O(DD)	Analog Switch/Line Interface (TXA2)	79	SR3IN	MI	MDP: RXOUT (17)
30	DGND A2	GND	AGND	80	DGND3	GND	DGND
31	NC			81	DGND4	GND	DGND
32	NC			82	SR4IN	MI	XIA: RXDAT (6)
33	NC			83	SR3OUT	MI	XIA: TXDAT (13)
34	NC			84	EYESYNC	OA	Eye Pattern Circuit
35	VAA1	PWR	VCC through power decoupling filter	85	EYECLK	OA	Eye Pattern Circuit
36	~SLEEP	MI	MDP: GPO0 (71); XIA: PD (21)	86	IA1CLK	MI	MDP: TSTROBE (19)
37	AGND2	GND	AGND	87	SA1CLK	MI	MDP: TRESET (20)
38	RIN	I(DA)	Analog Switch/Line Interface (RIN)	88	SR1IO	MI	MDP: TMODE (23) & RMODE (18)
39	VC	MI	AGND through capacitors	89	EYEXY	OA	Eye Pattern Circuit
40	VREF	MI	VC through capacitors	90	SR4OUT	MI	MDP: TXDAT (24)
41	NC			91	NC		
42	NC			92	~RLSD	OA	DTE Serial Interface
43	DGND A3	GND	AGND	93	DCLK	OA	DTE Serial Interface
44	SPKR	O(DF)	Analog Switch/Speaker Circuit (SPKR)	94	~EN85	IA	Auxiliary Circuit
45	VAA2	PWR	VCC through power decoupling filter	95	GPI0	IA	General Purpose Input
46	~OH	OD	Line Interface	96	~RTS	IA	DTE Serial Interface
47	~POR	MI	MDP: ~RESET (72); XIA: ~POR (3)	97	DGND5	GND	DGND
48	CLKIN	MI	MDP: IACKL (50)	98	GPI1	IA	General Purpose Input
49	NC			99	TXD	IA	DTE Serial Interface
50	IACKL	MI	MDP: CLKIN (48); XIA: CLKIN (4)	100	RXD	OA	DTE Serial Interface

**Notes:**

I/O types:

MI = Modem interconnect.

IA, IB, IC, ID = digital input (see Table 2-5).


OA, OB, OC, OD = digital output (see Table 2-5).

I(DA) = analog input (see Table 2-6).

O(DD), O(DF) = analog output (see Table 2-6).

NC = No external connection allowed.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide



**Figure 2-3. XIA Pin Signals - 28-Pin PLCC**

**Table 2-2. XIA Pin Signals - 28-Pin PLCC**

Pin	Signal Label	I/O Type	Interface	Pin	Signal Label	I/O Type	Interface
1	DGND	GND	AGND	15	NC		NC
2	NC		NC	16	A0VT	GND	AGND
3	~POR	MI	MDP: ~POR (47)	17	TXA1 (SPKHI)	O(DD)	Analog Switch/Line Interface (SPKHI)
4	CLKIN	MI	MDP: IACLK (50)	18	TXA2 (SPKLO)	O(DD)	Analog Switch/Line Interface (SPKLO)
5	NC		NC	19	NC		NC
6	RXDAT	MI	MDP: SR4IN (82)	20	P5VT	PWR	To P5VD (14) & P5VR (28) & to VCC through a power decoupling filter
7	RMODE	MI	MDP: RMODE (18); XIA: TMODE (12)	21	~SLEEP	MI	MDP: ~SLEEP (36)
8	RRESET		NC	22	A0VR	GND	AGND
9	RSTROBE		NC	23	RIN (MICOUT)	I(DA)	Analog Switch/Line Interface (MICOUT)
10	TSTROBE		NC	24	VC	MI	AGND through capacitors
11	TRESET		NC	25	VREF	MI	VC through capacitors
12	TMODE	MI	XIA: RMODE (7)	26	NC		NC
13	TXDAT	MI	MDP: SR3OUT (83)	27	NC		NC
14	P5VD	PWR	To P5VT (20) & P5VR (28) & to VCC through a power decoupling filter	28	P5VR	PWR	To P5VD (14) & P5VT (20) & to VCC through a power decoupling filter

**Notes:**

I/O types:

MI = Modem interconnect.

I(DA) = analog input (see Table 2-6).

O(DD), O(DF) = analog output (see Table 2-6).

NC = No external connection allowed.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 2-3. MDP Hardware Interface Signal Definitions**

Label	I/O Type	Signal/Definition
<b>OVERHEAD SIGNALS</b>		
XTLI, XTLO	R, R	<b>Crystal In and Crystal Out.</b> The modem must be connected to an external crystal circuit consisting of a third overtone 49.92 MHz or 53.76 MHz crystal, three capacitors, an inductor, and a resistor.
~RESET	ID	<b>Reset.</b> After application of +5V power to the modem, ~RESET must be held low for at least 15 ms after the +5V power reaches operating range. The modem is ready to use 25 ms after the low-to-high transition of ~RESET. The reset sequence initializes the modem interface memory (Table 3-1) to default values.
~POR	IA	<b>Power-On-Reset.</b> Connect to ~RESET.
VDDn	PWR	<b>Supply Voltage for DSP Circuits.</b> Connect to VCC.
AVDD	PWR	<b>Supply Voltage for IIA Digital Circuits.</b> Connect to VCC through decoupling circuit.
VAA <sub>n</sub>	PWR	<b>Supply Voltage for IIA Analog Circuits.</b> Connect to VCC through decoupling circuit.
DGND <sub>n</sub>	GND	<b>Ground for DSP Circuits.</b> Connect to digital ground.
DGND <sub>A<sub>n</sub></sub>	GND	<b>Ground for IIA Digital Circuits.</b> Connect to analog ground.
AGND <sub>n</sub>	GND	<b>Ground for IIA Analog Circuits.</b> Connect to analog ground.
<b>MICROPROCESSOR BUS INTERFACE</b>		
<p>Address, data, control, and interrupt hardware interface signals allow modem connection to an 8085 or 6500 bus compatible microprocessor. With the addition of external logic, the interface can be made compatible with a wide variety of other microprocessors, such as the 8080 or 68000.</p> <p>The microprocessor interface allows a microprocessor to change modem configuration, read or write channel and diagnostic data, and supervise modem operation by writing control bits and reading status bits.</p> <p>Note that the modem should not be continuously selected for read operation. Also, read or write operations should be delayed by at least 2 YCLK cycles from a preceding write cycle.</p>		
D0-D7	IA/OB	<p><b>Data Lines.</b> Eight bidirectional data lines (D0-D7) provide parallel transfer of data between the host and the modem. The most significant bit is D7. Data direction is controlled by the Read Enable (~READ-ø2) and Write Enable (~WRITE-R/~W) signals.</p> <p>During a read cycle, data from the DSP interface memory register is gated onto the data bus by means of three-state drivers in the DSP. These drivers force the data lines high for a one bit, or low for a zero bit. When not being read, the three-state drivers assume their high-impedance (off) state.</p> <p>During a write cycle, data from the data bus is copied into the selected DSP interface memory register, with high and low bus levels representing one and zero bit states, respectively.</p>
RS0-RS4	IA	<p><b>Register Select Lines.</b> The five active high Register Select inputs (RS0-RS4) address interface memory registers within the DSP when ~CS is low. These lines are typically connected to address lines A0-A4.</p> <p>When selected by ~CS low, the DSP decodes RS0 through RS4 to address one of 32 8-bit internal interface memory registers (00-1F). The most significant address bit is RS4 while the least significant address bit is RS0. The selected register can be read from, or written into, via the 8-bit parallel data bus (D0-D7).</p>
~CS	IA	<b>Chip Select.</b> The active low ~CS input selects and enables the modem DSP for parallel data transfer between the DSP and the host over the microprocessor bus.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 2-3. MDP Hardware Interface Signal Definitions (Cont'd)**

Label	I/O Type	Signal/Definition																																			
~READ-ø2	IA	<p><b>Read Enable-ø2.</b> When ~EN85 is low (8085 bus selected), reading is controlled by the host pulsing ~READ input low during the microprocessor bus access cycle. The read timing is:</p> <table style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Parameter</th> <th style="text-align: left;">Symbol</th> <th style="text-align: left;">Min.</th> <th style="text-align: left;">Max.</th> <th style="text-align: left;">Units</th> </tr> </thead> <tbody> <tr> <td>~CS Setup Time</td> <td>TCS</td> <td>0</td> <td>–</td> <td>ns</td> </tr> <tr> <td>RSi Setup Time</td> <td>TRS</td> <td>10</td> <td>–</td> <td>ns</td> </tr> <tr> <td>Data Access Time</td> <td>TDA</td> <td>–</td> <td>45</td> <td>ns</td> </tr> <tr> <td>Data Hold Time</td> <td>TDHR</td> <td>10</td> <td>–</td> <td>ns</td> </tr> <tr> <td>Control Hold Time</td> <td>THC</td> <td>10</td> <td>–</td> <td>ns</td> </tr> <tr> <td>Phase 2 (ø2) Clock High</td> <td>TP2CH</td> <td>70</td> <td>–</td> <td>ns</td> </tr> </tbody> </table> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>1. ~CS and ~READ must not both be active continuously.</li> <li>2. A read or write operation following a read operation must be delayed by at least 1 YCLK cycle.</li> </ol>	Parameter	Symbol	Min.	Max.	Units	~CS Setup Time	TCS	0	–	ns	RSi Setup Time	TRS	10	–	ns	Data Access Time	TDA	–	45	ns	Data Hold Time	TDHR	10	–	ns	Control Hold Time	THC	10	–	ns	Phase 2 (ø2) Clock High	TP2CH	70	–	ns
Parameter	Symbol	Min.	Max.	Units																																	
~CS Setup Time	TCS	0	–	ns																																	
RSi Setup Time	TRS	10	–	ns																																	
Data Access Time	TDA	–	45	ns																																	
Data Hold Time	TDHR	10	–	ns																																	
Control Hold Time	THC	10	–	ns																																	
Phase 2 (ø2) Clock High	TP2CH	70	–	ns																																	
~WRITE-R/~W	IA	<p><b>Write Enable-R/~W.</b> When ~EN85 is low (8085 bus selected), writing is controlled by the host pulsing ~WRITE input low during the microprocessor bus access cycle. The write timing is:</p> <table style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Parameter</th> <th style="text-align: left;">Symbol</th> <th style="text-align: left;">Min.</th> <th style="text-align: left;">Max.</th> <th style="text-align: left;">Units</th> </tr> </thead> <tbody> <tr> <td>~CS Setup Time</td> <td>TCS</td> <td>0</td> <td>–</td> <td>ns</td> </tr> <tr> <td>RSi Setup Time</td> <td>TRS</td> <td>10</td> <td>–</td> <td>ns</td> </tr> <tr> <td>Control Hold Time</td> <td>THC</td> <td>10</td> <td>–</td> <td>ns</td> </tr> <tr> <td>Write Data Setup Time</td> <td>TWDS</td> <td>20</td> <td>–</td> <td>ns</td> </tr> <tr> <td>Write Data Hold Time</td> <td>TDHW</td> <td>10</td> <td>–</td> <td>ns</td> </tr> <tr> <td>Phase 2 (ø2) Clock High</td> <td>TP2CH</td> <td>70</td> <td>–</td> <td>ns</td> </tr> </tbody> </table> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>1. A read or write operation following a write operation must be delayed by at least 2 YCLK cycles.</li> </ol>	Parameter	Symbol	Min.	Max.	Units	~CS Setup Time	TCS	0	–	ns	RSi Setup Time	TRS	10	–	ns	Control Hold Time	THC	10	–	ns	Write Data Setup Time	TWDS	20	–	ns	Write Data Hold Time	TDHW	10	–	ns	Phase 2 (ø2) Clock High	TP2CH	70	–	ns
Parameter	Symbol	Min.	Max.	Units																																	
~CS Setup Time	TCS	0	–	ns																																	
RSi Setup Time	TRS	10	–	ns																																	
Control Hold Time	THC	10	–	ns																																	
Write Data Setup Time	TWDS	20	–	ns																																	
Write Data Hold Time	TDHW	10	–	ns																																	
Phase 2 (ø2) Clock High	TP2CH	70	–	ns																																	
~IRQ1, ~IRQ2	OC, OC	<p><b>Interrupt Request.</b> ~IRQ1 and ~IRQ2 interrupt request outputs may be connected to the host processor interrupt request input in order to interrupt host program execution for immediate modem service. (The term, “~IRQ,” refers to both the ~IRQ1 and ~IRQ2 output lines in the following discussion.) The ~IRQ output can be enabled in DSP interface memory to indicate immediate change of conditions in the modem. The use of ~IRQ is optional depending upon modem application.</p> <p>The ~IRQ output structure is an open-drain field-effect-transistor (FET). The ~IRQ output can be wire-ORed with other ~IRQ lines in the application system. Any of these sources can drive the host interrupt input low, and the host interrupt servicing process normally continues until all interrupt requests have been serviced (i.e., all ~IRQ lines have returned high).</p> <p>Because of the open-drain structure of ~IRQ, an external pull-up resistor to +5V is required at some point on the ~IRQ line. The resistor value should be small enough to pull the ~IRQ line high when all ~IRQ drivers are off (i.e., it must overcome the leakage currents). The resistor value should be large enough to limit the driver sink current to a level acceptable to each driver. If only the modem ~IRQ output is used, a resistor value of 5.6K ohms, 20%, 0.25 W, is sufficient.</p>																																			

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 2-3. MDP Hardware Interface Signal Definitions (Cont'd)**

Label	I/O Type	Signal Name/Description
<b>V.24 SERIAL INTERFACE</b>		
<p>These pins provide timing, data, and control signals for implementing a ITU-T Recommendation V.24 compatible serial interface. These signals are TTL compatible in order to drive the short wire lengths and circuits normally found within stand-alone modem enclosures or equipment cabinets. For driving longer cables, these signals can be easily converted to EIA/TIA-232-E voltage levels.</p>		
TXD	IA	<b>Transmit Data.</b> The modem obtains serial data to be transmitted from the local DTE on the Transmit Data (TXD) input in serial data mode (PDM bit = 0), or from the interface memory Transmit Data Register (DBUFF) in parallel data mode (PDM bit = 1).
RXD	OA	<b>Received Data.</b> The modem presents received serial data to the local DTE on the Received Data (RXD) output and to the interface memory Receive Data Register (DBUFF) in parallel data mode.
~RTS	IA	<b>Request to Send.</b> The active low ~RTS input allows the modem to transmit data present at TXD in the serial data mode (PDM bit = 0), or in DBUFF in the parallel data mode (PDM bit = 1), when ~CTS becomes active. The ~RTS hardware control input is logically ORed with the RTSP bit (Table 3-1) by the modem to form the resultant control signal.
~CTS	OA	<b>Clear To Send.</b> ~CTS active indicates to the local DTE that the training sequence has been completed and any data present at the TXD input in the serial data mode or in DBUFF in the parallel data mode will be transmitted. ~CTS response times from ~RTS on are shown in Table 1-3. The ~CTS hardware status output parallels the operation of the CTSP bit (Table 3-1).
~RLSD	OA	<b>Received Line Signal Detector.</b> For V.17, V.33, V.29, and V.27 ter; ~RLSD goes active at the end of the training sequence. If energy is above the turn-on threshold and training is not detected, the ~RLSD off-to-on response time is 816 baud times for V.17/V.33, V.29, and V.27 ter long train; 492 baud times for V.17/V.33; and 486 baud times for V.27 ter short train. The ~RLSD on-to-off time is $40 \pm 5$ ms for V.17/V.33, $35 \pm 5$ ms for V.29 or $11.6 \pm 5$ ms for V.27 ter. The ~RLSD on-to-off time ensures that all valid data bits have appeared on RXD. The ~RLSD programmable threshold levels default to -43 dBm for off-to-on and to -48 dBm for on-to-off. A minimum hysteresis of 2 dBm exists between the actual off-to-on and on-to-off transition levels. The threshold level and hysteresis are measured with an unmodulated 2100 Hz tone applied to the Receiver Analog (RXA) input. Note that performance may be degraded when the received signal level is less than -43 dBm.
DCLK	OA	<b>Data Clock.</b> The modem outputs a synchronous Data Clock (DCLK) for USRT timing. The DCLK frequency is the data rate ( $\pm 0.01\%$ ) with a duty cycle of $50 \pm 1\%$ . The DCLK low-to-high transitions coincide with the center of the data bits. Transmit Data (TXD) must be stable during the one microsecond period immediately preceding the rising edge of DCLK and following the rising edge of DCLK.
<b>AUXILIARY SIGNALS</b>		
~EN85	IA	<b>Enable 85 Bus.</b> The ~EN85 input selects the modem microprocessor bus compatibility. When ~EN85 is low, the modem can interface directly to an 8085 compatible microprocessor bus using ~READ and ~WRITE. When ~EN85 is high, the modem can interface directly to a 6500 compatible microprocessor bus using $\emptyset 2$ and R/~W. In the 6500 configuration, the ~READ input becomes $\emptyset 2$ and the ~WRITE input becomes R/~W. This selection is performed only during initialization, i.e., when ~POR is asserted.
XCLK	OD	<b>XCLK Output.</b> XCLK is a 49.92 MHz or 53.76 MHz square wave output derived from XTLI.
YCLK	OD	<b>YCLK Output.</b> YCLK is a 24.96 MHz or 26.88 MHz square wave output derived from XTLI (XTLI / 2).
~SLEEP	IA	<b>Sleep.</b> A low on the ~SLEEP input causes the analog codec circuit to enter Sleep Mode; a high wakes up the analog codec circuit. The ~SLEEP input should be connected to the GPO0 output pin. Entry into the modem Sleep Mode is controlled by writing a 0 into the Sleep Mode Enable RAM parameter (see Table 4-1).

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 2-3. MDP Hardware Interface Signal Definitions (Cont'd)**

Label	I/O Type	Signal Name/Description
<b>TELEPHONE LINE INTERFACE</b>		
TXA1, TXA2	O(DF)	<b>Transmit Analog 1 and 2.</b> The TXA1 and TXA2 outputs are differential outputs 180 degrees out of phase with each other. The output characteristics are the same as a 1458 type op amp.
RIN	I(DA)	<b>Receive Analog.</b> RIN is a single-ended receive data input from the telephone line interface or an optional external hybrid circuit. The input impedance is > 70k ohms.
~OH	OD	<b>Off-Hook Relay Control.</b> The ~OH output can directly drive a +5V reed relay coil with a minimum resistance of 360 ohms and having a must-operate voltage of no greater than 4.0 Vdc. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). ~OH is controlled by the RA bit in interface memory.  In a typical application, ~OH is connected to the normally open Off-Hook relay. In this case, ~OH active closes the relay to connect the modem to the telephone line.
~TALK	OD	<b>Talk/Data Relay Control.</b> The ~TALK output can directly drive a +5V reed relay coil with a minimum resistance of 360 ohms and having a must-operate voltage of no greater than 4.0 Vdc. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). ~TALK is controlled by the RB bit in interface memory.  In a typical application, ~TALK is connected to the normally closed Talk/Data relay. In this case, ~TALK active opens the relay to disconnect the handset from the telephone line.
<b>SPEAKER INTERFACE</b>		
SPKR	O(DF)	<b>Received Analog Output.</b> The SPKR output reflects the received analog input signal. The SPKR on/off and three levels of attenuation are controlled by bits in DSP RAM. When the speaker is turned off, the SPKR output is clamped to the voltage at the VC pin. The SPKR output can drive an impedance as low as 300 ohms. In a typical application, the SPKR output is an input to an external audio power amplifier.
<b>GENERAL PURPOSE INPUT/OUTPUT LINES</b>		
GPI0-GPI7	IA	<b>General Purpose Inputs.</b> Eight general purpose input (GPI) pins are available to the host for programming via the modem interface memory.
RINGD (GPI7)	IA	<b>Ring Frequency Detected.</b> The RINGD signal from the DAA, when connected to the GPI7 input, is monitored for pulses in the range of 15 Hz to 68 Hz (with an 8000 Hz sample rate). The frequency detection range may be changed by the host in DSP RAM. The circuit driving RINGD should be a 4N35 optoisolator or equivalent. The circuit driving RINGD should not respond to momentary bursts of ringing less than 125 ms in duration, or less than 40 VRMS (15 Hz to 68 Hz) across TIP and RING. The RI status bit in the interface memory reflects the logic level on the GPI7 pin.
GPO0-GPO7	OB	<b>General Purpose Outputs.</b> Eight general purpose output (GPO) pins are available to the host for programming via the modem interface memory.  GPO0 is used by the modem to control power down mode for the IIA and XIA (unless disabled by the host). Connect the GPO0 output to the ~SLEEP input.  GPO0-GPO7 are all set to a 1 state by a POR (power-on reset).
SPEAK (GPO5)	OB	<b>Speaker Line Select.</b> The SPEAK output is used to enable (SPEAK high) or disable (SPEAK low) the SPKR output from the MDP IIA to the speaker amplifier circuit in the analog switch.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 2-3. MDP Hardware Interface Signal Definitions (Cont'd)**

Label	I/O Type	Signal Name/Description
<b>EYE DIAGNOSTIC INTERFACE</b>		
<p>Three signals provide the timing and data necessary to create an oscilloscope quadrature eye pattern. The eye pattern is simply a display of the received baseband constellation. By observing this constellation, common line disturbances can usually be identified.</p>		
EYEXY	OA	<p><b>Serial Eye Pattern X/Y Output. Serial Eye Pattern X/Y Output.</b> EYEXY is a serial output containing two 16-bit diagnostic words (EYEX and EYEEY) for display on an oscilloscope.</p> <p>EYEX data is the first 16 bits, MSB first, that are shifted out on the high portion of the EYESYNC clock. EYEX is a serial bit stream that is the equivalent of modem interface memory register XDAM1 followed by XDAL1.</p> <p>EYEEY data is the second 16 bits, MSB first, that are shifted out on the low portion of the EYESYNC clock. EYEEY is a serial bit stream that is the equivalent of modem interface memory register YDAM1 followed by YDAL1.</p>
EYECLK	OA	<p><b>Serial Eye Pattern Clock.</b> EYECLK is a 345.6 KHz clock. Since the EYEXY data is shifted out on the rising edge of EYECLK, any eye pattern generator circuitry should sample EYEXY on the falling edge of EYECLK.</p>
EYESYNC	OA	<p><b>Serial Eye Pattern Strobe.</b> EYESYNC is a strobe that indicates whether the EYEX or EYEEY portion of EYEXY is being shifted. The EYESYNC frequency is equal to the sample rate of the modem configuration.</p>
<b>REFERENCE SIGNALS AND MODEM INTERCONNECT</b>		
VC	MI	<p><b>Low Voltage Reference.</b> Connect to analog ground through 10 <math>\mu</math>F (polarized, + terminal to VC) and 0.1 <math>\mu</math>F (ceramic) in parallel.</p>
VREF	MI	<p><b>High Voltage Reference.</b> Connect to VC through 10 <math>\mu</math>F (polarized, + terminal to VREF) and 0.1 <math>\mu</math>F (ceramic) in parallel.</p>
SR1IO	MI	<p><b>SR1IO.</b> Connect to MDP: TMODE (23) &amp; RMODE (18).</p>
TMODE	MI	<p><b>Transmitter Mode.</b> Connect to MDP: RMODE (18).</p>
RMODE	MI	<p><b>Receiver Mode.</b> Connect to MDP: TMODE (23) &amp; SR1IO (88), and to XIA: RMODE (7).</p>
SR3IN	MI	<p><b>SR3IN.</b> Connect to MDP: RXOUT (17).</p>
RXOUT	MI	<p><b>Receive Data Out.</b> Connect to MDP: SR3IN (79).</p>
SR4OUT	MI	<p><b>SR4OUT.</b> Connect to MDP: TXDAT (24).</p>
TXDAT	MI	<p><b>Transmit Data In.</b> Connect to MDP: SR4OUT (90).</p>
IACLK	MI	<p><b>IACLK.</b> Connect to MDP: CLKIN (48) and to XIA: CLKIN (4).</p>
CLKIN	MI	<p><b>CLKIN.</b> Connect to MDP: IACLK (50).</p>
IA1CLK	MI	<p><b>IA1CLK.</b> Connect to MDP: TSTROBE (19).</p>
TSTROBE	MI	<p><b>Transmitter Strobe.</b> Connect to MDP: IA1CLK (86).</p>
SA1CLK	MI	<p><b>SA1CLK.</b> Connect to MDP: TRESET (20).</p>
TRESET	MI	<p><b>Transmitter Reset.</b> Connect to MDP: SA1CLK (87).</p>
SR4IN	MI	<p><b>SR4IN.</b> Connect to XIA: RXDAT (6).</p>
SR3OUT	MI	<p><b>SR3OUT.</b> Connect to XIA: TXDAT (13).</p>
<p><b>Notes:</b></p> <p>1. I/O types:  MI = Modem interconnect.  IA, IB, IC, ID = digital input (see Table 2-5).  OA, OB, OC, OD = digital output (see Table 2-5).  I(DA) = analog input (see Table 2-6).  O(DD), O(DF) = analog output (see Table 2-6).</p>		

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 2-4. XIA Hardware Interface Signal Definitions**

Label	I/O Type	Signal Name/Description
<b>OVERHEAD SIGNALS</b>		
P5VD, P5VT, P5VR	PWR	<b>Supply Voltage.</b> Connect to VCC through a power decoupling filter.
DGND, A0VT, A0VR	GND	<b>Ground.</b> Connect to analog ground.
<b>REFERENCE SIGNALS AND MODEM INTERCONNECT</b>		
TXA1 (SPKHI), TXA2 (SPKLO)	O(DF)	<b>Transmit Analog 1 and 2 (Speaker Output).</b> The TXA1 and TXA2 outputs are differential outputs 180 degrees out of phase with each other. The output characteristics are the same as a 1458 type op amp.
RIN (MICOUT)	I(DA)	<b>Receive Analog (Microphone Output).</b> RIN is a single-ended microphone Input from the analog switch circuit. The input impedance is > 70k ohms.
<b>REFERENCE SIGNALS AND MODEM INTERCONNECT</b>		
~POR	MI	<b>Power-On-Reset.</b> Connect to MDP: ~POR (47).
~SLEEP	MI	<b>Sleep.</b> Connect to MDP: ~SLEEP (36).
VC	MI	<b>Low Voltage Reference.</b> Connect to analog ground through 10 $\mu$ F (polarized, + terminal to VC) and 0.1 $\mu$ F (ceramic) in parallel.
VREF	MI	<b>High Voltage Reference.</b> Connect to VC through 10 $\mu$ F (polarized, + terminal to VREF) and 0.1 $\mu$ F (ceramic) in parallel.
RXDAT	MI	<b>Receive Data In.</b> Connect to MDP: SR4IN (82).
TXDAT	MI	<b>Transmit Data In.</b> Connect to MDP: SR3OUT (83).
TMODE	MI	<b>Transmitter Mode.</b> Connect to XIA: RMODE (7).
RMODE	MI	<b>Receiver Mode.</b> Connect to MDP: RMODE (18) and XIA: TMODE (12).
CLKIN	MI	<b>CLKIN.</b> Connect to MDP: IACLK (50).
<b>Notes:</b> 1. I/O types: MI = Modem interconnect. I(DA) = analog input (see Table 2-6). O(DD), O(DF) = analog output (see Table 2-6).		

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 2-5. Digital Electrical Characteristics**

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions
Input High Voltage	$V_{IH}$				VDC	
Type IA and IB		2.0	–	$V_{CC}$		
Type IC and ID		$0.8 V_{CC}$	–	$V_{CC}$		
Input High Current	$I_{IH}$				$\mu A$	$V_{CC} = 5.25 V, V_{IN} = 5.25 V$
Type IB		–	–	40		
Type IC		–	–	2.5		
Input Low Voltage	$V_{IL}$				VDC	
Type IA, IB, ID		-0.3	–	0.8		
Type IC		-0.3	–	$0.2 (V_{CC})$		
Input Low Current	$I_{IL}$				$\mu A$	$V_{CC} = 5.25 V$
Type IB and IC		–	–	-400		
Input Leakage Current	$I_{IN}$				$\mu ADC$	$V_{IN} = 0 \text{ to } +5V, V_{CC} = 5.25V$
Types IA and ID		–	–	$\pm 2.5$		
Output High Voltage	$V_{OH}$				VDC	
Type OA and OB		3.5	–	$V_{CC}$		$I_{LOAD} = -100 \mu A$
Type OD						$I_{LOAD} = 0 mA$
Output Low Voltage	$V_{OL}$				VDC	
Type OA and OC		–	–	0.4		$I_{LOAD} = 1.6 mA$
Type OB		–	–	0.4		$I_{LOAD} = 0.8 mA$
Type OD		–	–	0.75		$I_{LOAD} = 15 mA$
Output Leakage Current	$I_{LO}$				$\mu ADC$	$V_{IN} = 0.4 \text{ to } V_{CC}-1$
Types OA and OB				$\pm 10$		
Capacitive Load	$C_L$				pF	
Types IA and ID			–	10		
Type IB			–	20		
Capacitive Drive	$C_D$				pF	
Types OA, OB, and OC			–	10		
Circuit Type						
Type IA						TTL
Type IB						TTL with pull-up
Type IC						CMOS with pull-up
Type ID						POR
Types OA and OB						TTL with 3-state
Type OC						Open drain
Type OD						Relay driver

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 2-6. Analog Electrical Characteristics**

Name	Type	Characteristic	Value
<b>MDP</b>			
RIN	I (DA)	Input Impedance Maximum AC Input Voltage Reference Voltage*	> 70K $\Omega$ 1.7 VP-P +2.5 VDC
TXA1, TXA2	O (DD)	Minimum Load Maximum Capacitive Load Output Impedance Maximum AC Output Voltage Reference Voltage* DC Offset Voltage	300 $\Omega$ 0.01 $\mu$ F 10 $\Omega$ 1.2 VP-P @9600 Hz sample rate 2.7 VP-P @8000 Hz sample rate +2.5 VDC $\pm$ 200 mV
SPKR	O (DF)	Minimum Load Maximum Capacitive Load Output Impedance Maximum AC Output Voltage Reference Voltage* DC Offset Voltage	300 $\Omega$ 0.01 $\mu$ F 10 $\Omega$ 2.0 VP-P +2.5 VDC $\pm$ 20 mV
<b>XIA</b>			
RIN (MICOUT)	I (DA)	Input Impedance Maximum AC Input Voltage Reference Voltage*	> 70K $\Omega$ 1.7 VP-P +2.5 VDC
TXA1 (SPKHI), TXA2 (SPKLO)	O (DD)	Minimum Load Maximum Capacitive Load Output Impedance Maximum AC Output Voltage Reference Voltage* DC Offset Voltage	300 $\Omega$ 0.01 $\mu$ F 10 $\Omega$ 2.7 VP-P +2.5 VDC $\pm$ 200 mV
* Reference voltage provided internal to the device.			

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 2-7. Current and Power Requirements**

Mode	Current (ID)			Power (PD)		
	Typical @ 25° (mA)	Maximum @ 0°C (mA)	Maximum @ -40°C (mA)	Typical @ 25°C (mW)	Maximum @ 0°C (mW)	Maximum @ -40°C (mW)
MDP						
Normal mode	114	136	147	570	713	770
Sleep mode	2.0	2.5	3.0	10.0	13.1	15.8
XIA						
Normal mode	10	13	16	50	68	85
Sleep mode	0.15	0.3	0.45	0.8	1.6	2.4
Total						
Normal mode	124	149	163	620	781	855
Sleep mode	2.15	2.80	3.45	10.8	14.7	18.2
<b>Notes:</b>						
1. Maximum power @ -40°C specified only for extended temperature range parts.						
2. Test conditions: VCC = 5.0 VDC for typical values; VCC = 5.25 VDC for maximum values.						
3. Input Ripple less than 0.1 Vpeak-peak.						
4. Data based on 49.92 MHz crystal frequency.						

**Table 2-8. Absolute Maximum Ratings**

Parameter	Symbol	Limits	Units
Supply Voltage	$V_{DD}$	-0.5 to +7.0	V
Input Voltage	$V_{IN}$	-0.5 to (+5VD + 0.5)	V
Analog Inputs	$V_{IN}$	-0.3 to (+5VA + 0.3)	V
Voltage Applied to Outputs in High Impedance (Off) State	$V_{HZ}$	-0.5 to (+5VD + 0.5)	V
DC Input Clamp Current	$I_{IK}$	±20	mA
DC Output Clamp Current	$I_{OK}$	±20	mA
Static Discharge Voltage (25°C)	$V_{ESD}$	±2500	V
Latch-up Current (25°C)	$I_{TRIG}$	±200	mA
Operating Temperature Range	$T_A$		°C
Commercial		0 to +70	
Extended		-40 to +85	
Storage Temperature Range	$T_{STG}$	-55 to +125	°C
<b>Speakerphone Parameters</b>			
Line Echo Return Loss	LERL	+6	dB
Room Echo Return Loss	RERL	+12	dB
<b>Note:</b> Echo Return Loss is measured between TXA1 or TXA2 and RIN at all in-band frequencies.			





Figure 2-4. Microprocessor Interface Waveforms

**Table 2-9. Microprocessor Interface Timing**


Parameter	Symbol	Min.	Max.	Units
~CS Setup Time	TCS	0	-	ns
RSi Setup Time	TRS	10	-	ns
Data Access Time	TDA	-	45	ns
Data Hold Time	TDHR	10	-	ns
Control Hold Time	THC	10	-	ns
Write Data Setup Time	TWDS	20	-	ns
Write Data Hold Time	TDHW	10	-	ns
Phase 2 (ø2) Clock High	TP2CH	70	-	ns

**Notes:**

1. ~CS and ~READ must not both be active continuously.
2. A read or write operation following a write operation must be delayed by at least 2 YCLK cycles.
3. A read or write operation following a read operation must be delayed by at least 1 YCLK cycle.




**Figure 2-5. Transmitter Signal Timing**



**Figure 2-6. Receiver Signal Timing**

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide



**Figure 2-7. Eye Pattern Timing**

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide




Figure 2-8. Eye Pattern Circuit

### 3. SOFTWARE INTERFACE

Modem functions are implemented in firmware executing in the MDP DSP.

#### 3.1 INTERFACE MEMORY

The DSP communicates with the host processor by means of a dual-port, interface memory. The interface memory in the DSP contains thirty-two 8-bit registers, labeled register 00 through 1F (Figure 3-1). Each register can be read from, or written into, by both the host and the DSP.

The host can control modem operation by writing control bits to DSP interface memory and writing parameter values to DSP RAM through interface memory. The host can monitor modem operation by reading status bits from DSP interface memory and reading parameter values from DSP RAM through interface memory.

Writing parameter values to DSP RAM and reading parameter values from DSP RAM is described in Section 4.

##### 3.1.1 Interface Memory Map

A memory map of the 32 addressable registers in the modem is shown in Figure 3-1. These 8-bit registers may be read or written during any host read or write cycle. In order to operate on a single bit or a group of bits in a register, the host must read a register and then mask out unwanted data. When writing a single bit or group of bits in a register, the host must perform a read-modify-write operation. That is, the entire register (8-bits) must first be read, the necessary bits must be set or reset without altering the other register bits, then the byte (8-bits) containing both the unaltered and modified bits must be written back into the interface memory.

##### 3.1.2 Interface Memory Bit Definitions

The interface memory bits are defined in Table 3-1. The interface memory bits are referred to using the format Z:Q. The register number is designated by Z (00 through 1F), and the bit number by Q (0 through 7, 0 = least significant bit).

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

Register Function	Reg. Addr.	Bit								Default
		7	6	5	4	3	2	1	0	
Interrupt Handling	1F	PIA	—	—	PIE	PIREQ	—	—	SETUP	xx0-xx0
	1E	B2IA	B1IA	B21E	B2I2E	B2A	B11E	B1I2E	B1A	--00-00-
High Speed Control & Status	1D	SHPR*	ASPEED*	PR*	PRDET*	—	—	—	—	0000xxxx
DTMF Status	1C	EDET	DTDET	OTS	DTMFD	DTMF				-----
General Purpose Outputs	1B	GPO7	GPO6	GPO5	GPO4	GPO3	GPO2	GPO1	GPO0	11111111
RAM Access and Voice/Relay Control	1A	SBRAM2	SBRAM1	DCDEN	CDEN	VOXREC	AGCDIS	RB	RA	0000x00
Not Available	19	—	—	—	—	—	—	—	—	xxxxxxxx
V.23 Control	18	—	—	—	—	—	—	TDBE	—	xxxxxxxx
Voice/Audio Codec Status	17	EDETC	DTDETC	OTSC	DTMFDC	VOX	RI	FRx	VOVUN	-----
General Purpose Inputs	16	GPI7	GPI6	GPI5	GPI4	GPI3	GPI2	GPI1	GPI0	-----
RAM Access 2, V.23, and HDLC Control	15	ACC2	AREX2	AEOF	DR2	IO2/CEQ	BR2/ANS	WRT2	CR2/V23HDX	00000000
V.23 Control	14	TXSQ	BRKS	PARSL		PEN	STB	WDSZ		00000000
Voice/Audio Codec Control	14	TND8K	AGCSEL	DCVOX/ENUPDT	0	FAST50	FAST33	SLOW	NORM	00000000
RAM Access 2 Address/Data	14	RAM ADDRESS 2 (ADD2)								00000000
	13	X RAM DATA 2 MSB (XDAM2)/SINGLE BANK RAM ADDRESS 2 MSB (SBAD2M)								-----
	12	X RAM DATA 2 LSB (XDAL2)/SINGLE BANK RAM ADDRESS 2 LSB (SBAD2L)/TBUFFER								-----
	11	Y RAM DATA 2 MSB (YDAM2)								-----
	10	Y RAM DATA 2 LSB (YDAL2)/DATA BUFFER (DBUFF)								-----
Speakerphone, Voice/Audio Codec Control	0F	—	ZONEIE	ZONEXE	AGCIE	AGCXE	—	ECHOAT		-0011-00
	0E	TTONEE	VOLUP	VOLDWN	SP/HS	MUTEI	MUTEX	MICLVL		-0010101
High Speed Status	0F	FED			—	—	—	CTSP	CDET	--xxxx--
	0E	FSKFLS	—	—	—	—	—	—	—	-xxxxxxx
	0D	RX	PNDT	—	—	—	HPFEN	—	—	--xxx0xx
	0C	—	—	DATA	SCR1	PN	P2	P1	—	xx----x
Programmable Interrupt Control	0B	ITBMSK								00000000
	0A	TRIG		ANDOR	ITADRS					00000000
High Speed Control, V.23, and HDLC Control & Status	09	OVRUN/OE	EQSV	EQFZ	ZEROC	ABIDL	EOF/BRKD	CRC/FE	FLAG/PE	-000----
Tone Detect, V.23, & High Speed Control & Status	08	FR3	FR2	FR1	12TH	PNSUC/UE	FSK7E	DCABLE	PDEQZ	0000-000
Mode Control**	07	RTSP	TDIS/CODECS	PDM/RMM	SHTR	EPT	SQEXT	0	HDLC	00001000
	06	CONF								00010100
	05	ACC1	AREX1	PIDR	DR1	IO1	BR1	WRT1	CR1	10000101
RAM Access 1 Address/Data	04	RAM ADDRESS 1 (ADD1)								00010111
	03	X RAM DATA 1 MSB (XDAM1)/SINGLE BANK RAM ADDRESS 1 MSB (SBAD1M)								-----
	02	X RAM DATA 1 LSB (XDAL1)/SINGLE BANK RAM ADDRESS 1 LSB (SBAD1L)								-----
	01	Y RAM DATA 1 MSB (YDAM1)								-----
	00	Y RAM DATA 1 LSB (YDAL1)								-----

**Notes:**

\* RFX144 only.

\*\* A changed value in these registers (except RTSP and TDIS) require the setting of SETUP to become active.

— This symbol in the "Bit" columns indicates that the bit is reserved for modem use only (do not alter X value in "Default Value" column).

- This symbol in the "Default Value" column indicates that the value is determined by operating conditions.

**Figure 3-1. Interface Memory Map**

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 3-1. Interface Memory Bit Definitions**

Mnemonic	Location	Default	Name/Description
12TH	08:4	0	<b>Select 12th Order.</b> When control bit 12TH is a 1, the tone detectors operate as one 12th order filter (uses FR3). When 12TH is a 0, the tone detectors operate as three parallel independent 4th order filters (FR1, FR2, FR3). The 12th bit is valid in all reception modes except speakerphone and V.23.
ABIDL	09:3	–	<b>Abort/Idle.</b> In HDLC mode, when the modem is configured as a transmitter and control/status bit ABIDL is a 1, the modem will finish sending the current DBUFF byte. The modem will then send continuous ones if ZERO is a 0, or continuous zeros if ZERO is a 1. When ABIDL is a 0, the modem will not send continuous ones or zeros. If ABIDL is reset one DCLK cycle after being set, the modem will transmit eight continuous ones if ZERO is a 0, or eight continuous zeros if ZERO is a 1. ABIDL is also set by the modem when the underrun condition occurs (bit OVRUN is a 1) and the modem will send at least eight continuous ones (if ZERO is a 0) or eight continuous zeros (if ZERO is a 1). To stop continuous ones or zeros transmission, ABIDL must be reset by the host.  In HDLC mode, when the modem is configured as a receiver and status bit ABIDL is a 1, the modem has received a minimum of seven consecutive ones. To recognize further occurrences of this abort condition, ABIDL must be reset by the host.
ACC1	05:7	1	<b>RAM Access 1.</b> When control bit ACC1 is a 1, the modem accesses the RAM associated with the address in ADD1, and the AREX1 and CR1 bits. WRT1 determines if a read or write is performed.
ACC2	15:7	0	<b>RAM Access 2.</b> When control bit ACC2 is a 1, the modem accesses the RAM associated with the address in ADD2, and the AREX2 and CR2 bits. WRT2 determines if a read or write is performed.
ADD1	04:0-7	17	<b>RAM Address 1.</b> ADD1, in conjunction with AREX1, contains the RAM address used to access the modem's X and Y Data RAM (CR1 = 0) or X and Y Coefficient RAM (CR1 = 1) via the X RAM Data 1 least significant byte (LSB) and most significant byte (MSB) words (02:0-7 and 03:0-7, respectively) and the Y RAM Data 1 LSB and MSB words (00:0-7 and 01:0-7, respectively).
ADD2	14:0-7	00	<b>RAM Address 2.</b> ADD2, in conjunction with AREX2, contains the RAM address used to access the modem's X and Y Data RAM (CR2 = 0) or X and Y Coefficient RAM (CR2 = 1) via the X RAM Data 2 LSB and MSB words (12:0-7 and 13:0-7, respectively) and the Y RAM Data 2 LSB and MSB words (10:0-7 and 11:0-7, respectively).
AEOF	15:5	0	<b>Automatic End of Frame.</b> When the modem is configured as an HDLC transmitter and AEOF control bit is a 1, the modem interprets an underrun condition as an end of frame and outputs the FCS and at least one ending flag. (HDLC mode.)
AGCDIS	1A:2	0	<b>AGC Disable.</b> In Voice Codec Mode (CONF = 90h or 98h) or Audio Codec Mode (CONF = 92h or 94h), the AGCDIS control bit disables (AGCDIS = 1) or enables (AGCDIS = 0) AGC in the voice/audio coder.
AGCIE	0F:4	1	<b>AGC in IIA ADC Enable.</b> In speakerphone mode, the AGC in the IIA ADC is enabled when control bit AGCIE is a 1; the AGC gain is forced to 0 dB when AGCIE is a 0.
AGCSEL	14:6	0	<b>AGC Select.</b> When control bit AGCSEL is a 0, the voice/audio coder Energy AGC is selected. When AGCSEL is a 1, the voice coder Classifier AGC is selected. (Voice Codec Mode and Audio Codec Mode)
AGCXE	0F:3	1	<b>AGC in XIA ADC Enable.</b> In speakerphone mode, the AGC in the XIA ADC is enabled when control bit AGCXE is a 1; the AGC gain is forced to 0 dB when AGCXE is a 0.
ANDOR	0A:5	0	<b>AND/OR Bit Mask Function.</b> When control bit ANDOR is a 1 and the programmable interrupt is enabled (PIE bit = 1), the modem will assert ~IRQ1 if all the bits in the register specified by ITADRS and masked by ITBMSK trigger the interrupt and control bit PIREQ has been previously reset by the host. When ANDOR is a 0 and the programmable interrupt is enabled, the modem will assert ~IRQ1 if any one of the bits in the register specified by ITADRS and masked by ITBMSK trigger the interrupt and control bit PIREQ has been previously reset by the host.
ANS	15:2	0	<b>Answer.</b> When configuration bit ANS is set, the modem is in answer mode; when reset, the modem is in originate mode. If the modem is in Answer Mode (ANS = 1), then the transmit data rate is 1200 bps, and the receive data rate is 75 bps. If the modem is in Originate mode, the transmit data rate is normally 75 bps, and the receive data rate is 1200 bps. (V.23)  When V.23 Half Duplex mode is selected (V23HDX = 1), ANS should be set to 0 to configure 1200 bps transmit and receive data rates.  Since this is a configuration bit, the SETUP bit (1F:0) must be set after any change in the ANS bit.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 3-1. Interface Memory Bit Definitions (Cont'd)**

Mnemonic	Location	Default	Name/Description																		
AREX1	05:6	0	<b>RAM Access 1 Code Extension Select.</b> When control bit AREX1 is a 1, the upper part (80h-FFh) of the RAM is selected. When AREX1 is a 0, the lower part (0-7Fh) is selected.																		
AREX2	15:6	0	<b>RAM Access 2 Code Extension Select.</b> When control bit AREX2 is a 1, the upper part (80h-FFh) of the RAM is selected. When AREX2 is a 0, the lower part (0-7Fh) is selected.																		
ASPEED	1D:6	0	<p><b>Auto Speed Change Enable.</b> When control bit ASPEED is a 0, the modem transmitter sends the default V.17 rate sequence. The modem receiver stores the rate sequence in RAM. (V.17 modes.)</p> <table style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>ASPEED</th> <th>Data Rate</th> <th>Rate Sequence Pattern</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>V.17, all rates</td> <td>0111h</td> </tr> <tr> <td>1</td> <td>14400 bps</td> <td>0171h</td> </tr> <tr> <td>1</td> <td>12000 bps</td> <td>01B1h</td> </tr> <tr> <td>1</td> <td>9600 bps</td> <td>01F1h</td> </tr> <tr> <td>1</td> <td>7200 bps</td> <td>0331h</td> </tr> </tbody> </table> <p>When set to a 1, the modem transmitter sends a different rate sequence depending on the selected TCM configuration. When receiving in a TCM configuration, the modem reconfigures to the received rate sequence. The new configuration is reflected in the receiver CONF register.</p>	ASPEED	Data Rate	Rate Sequence Pattern	0	V.17, all rates	0111h	1	14400 bps	0171h	1	12000 bps	01B1h	1	9600 bps	01F1h	1	7200 bps	0331h
ASPEED	Data Rate	Rate Sequence Pattern																			
0	V.17, all rates	0111h																			
1	14400 bps	0171h																			
1	12000 bps	01B1h																			
1	9600 bps	01F1h																			
1	7200 bps	0331h																			
B1A	1E:0	–	<b>Buffer 1 Available.</b> When set to a 1, status bit B1A signifies that the modem has either written diagnostic data to, or read diagnostic data from, the Y RAM DATA 1 LSB (YDAL1) register (00:0-7). This condition can also cause ~IRQ1 or ~IRQ2 to be asserted. The host writing to or reading from register 00 resets the B1A and B1A bits to 0. (See B111E, B112E, and B11A.)																		
B111E	1E:2	0	<b>Buffer 1 Interrupt 1 Enable.</b> When control bit B111E is a 1, ~IRQ1 is enabled for Buffer 1, i.e., the modem will assert ~IRQ1 and set B11A to a 1 when B1A is set to 1 by the modem. When B111E is a 0, B1A has no effect on ~IRQ1 and B11A. (See B1A and B11A.)																		
B112E	1E:1	0	<b>Buffer 1 Interrupt 2 Enable.</b> When control bit B112E is a 1, ~IRQ2 is enabled for Buffer 1, i.e., the modem will assert ~IRQ2 when B1A is set to 1 by the modem. When B112E is a 0, B1A has no effect on ~IRQ2. (See B1A.)																		
B11A	1E:6	–	<b>Buffer 1 Interrupt Active.</b> When Buffer 1 interrupt is enabled (B111E is a 1) and B1A is set to a 1 by the modem, the modem asserts ~IRQ1 and sets status bit B11A to a 1 to indicate that B1A caused the interrupt. The host writing to or reading from register 00 resets B11A to a 0. (See B111E and B1A.)																		
B2A	1E:3	–	<p><b>Buffer 2 Available.</b> When set to a 1, status bit B2A signifies that, when the modem is in the parallel data mode (with or without HDLC selected), it has read register 10:0-7 (DBUFF) when transmitting (buffer becomes empty), or it has written register 10:0-7 (DBUFF) when receiving (buffer becomes full). When the modem is not in parallel data mode, the setting of B2A to a 1 by the modem signifies that the modem has either written diagnostic data to, or read diagnostic data from, the Y RAM DATA 2 LSB (YDAL2) register (10:0-7).</p> <p>In Voice Codec Mode (CONF = 90h or 98h) or Audio Codec Mode (CONF = 92h or 94h), the modem sets B2A to indicate that the modem has loaded encoder output data into DBUFF (coder enabled, i.e., CDEN = 1 and DCDEN = 0) or that the modem has read decoder input data from DBUFF (decoder enabled, i.e., DCDEN = 1 and CDEN = 0).</p> <p>The modem setting B2A can also cause ~IRQ1 or ~IRQ2 to be asserted. The host writing to or reading from register 10h resets the B2A and B21A bits to 0. (See B211E, B212E, and B21A.)</p>																		
B211E	1E:5	0	<b>Buffer 2 Interrupt 1 Enable.</b> When control bit B211E is a 1, ~IRQ1 is enabled for Buffer 2, i.e., the modem will assert ~IRQ1 and set B21A to a 1 when B2A is set to a 1 by the modem. When B211E is a 0, B2A has no effect on ~IRQ1 and B21A. (See B2A and B21A.)																		

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 3-1. Interface Memory Bit Definitions (Cont'd)**

Mnemonic	Location	Default	Name/Description
B2I2E	1E:4	0	<b>Buffer 2 Interrupt 2 Enable.</b> When control bit B2I2E is a 1, ~IRQ2 is enabled for Buffer 2, i.e., the modem will assert ~IRQ2 when B2A is set to a 1 by the modem. When B2I2E is a 0, B2A has no effect on ~IRQ2. (See B2A.)
B2IA	1E:7	–	<b>Buffer 2 Interrupt Active.</b> When Buffer 2 interrupt is enabled (B2I1E is a 1) and B2A is set to a 1 by the modem, the modem asserts ~IRQ1 and sets status bit B2IA to a 1 to indicate that B2A caused the interrupt. The host writing to or reading from register 10 resets B2IA to a 0. (See B2I1E and B2A.)
BR1	05:2	1	<b>Baud Rate 1.</b> In high speed modem modes, when control bit BR1 is a 1, RAM access for ADD1 occurs at the baud rate regardless of the state of DR1. When BR1 is a 0, RAM access occurs at the sample rate or data rate (See DR1). The BR1 bit must be reset to 0 for tone, Voice Codec, Audio Codec, audio, or speakerphone modes.
BR2	15:2	0	<b>Baud Rate 2.</b> In high speed modem modes, when control bit BR2 is a 1, RAM access for ADD2 occurs at the baud rate regardless of the state of DR2. When BR2 is a 0, RAM access occurs at the sample rate or data rate (See DR2). The BR2 bit must be reset to a 0 for tone, audio, or speakerphone mode.
BRKD	09:2	–	<b>Break Detect (Parallel Mode).</b> When set, status bit BRKD indicates that the V.23 receiver has detected a Break sequence (continuous Space). (V.23)
BRKS	14:6	0	<b>Break Send (Parallel Mode).</b> When control bit BRKS is set in parallel mode, the modem will send continuous Space. When BRKS is reset, the modem will transmit parallel data from the TBUFFER. (V.23)
CDEN	1A:4	0	<b>Coder Enable.</b> In Voice Codec Mode (CONF = 90h or 98h) or Audio Codec Mode (CONF = 92h or 94h), the modem performs voice/audio coding when control bit CDEN is a 1. The coder output is placed into DBUFF. Status bit B2A will be set by the modem when the coder output buffer becomes full (DBUFF). ACC2 must be reset. DCDEN must be a 0 when CDEN is a 1.
CDET	0F:0	–	<b>Carrier Detected.</b> When status bit CDET is a 1, the receiver has finished receiving the training sequence, or has turned on due to detecting energy above threshold, and is receiving data. When CDET is a 0, the receiver is in the idle state or is in the process of training.
CEQ	15:3	0	<b>Receive Compromise Equalizer Enable (1200 bps only).</b> When control bit CEQ is set, the receiver's digital compromise equalizer is inserted into the receive path (1200 bps receive only). The compromise equalizer taps are programmable through RAM. (V.23)
CODECS	07:6	0	<b>Codec Select.</b> In Voice Codec Mode (CONF = 90h or 98h), Audio Codec Mode (CONF = 92h or 94h), or Audio Mode (CONF = 82h or 86h) the CODECS control bit selects data input source and output destination. When CODECS is a 1, the XIA ADC signal is recoded and the transmit signal is sent to both the IIA and XIA DACs. When CODECS is a 0, the IIA ADC signal is recoded and the transmit signal is sent to the IIA DAC. The setting of the CODECS bit must be followed by the setting of the SETUP bit to become active.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 3-1. Interface Memory Bit Definitions (Cont'd)**

Mnemonic	Location	Default	Name/Description																																																																		
CONF	06:0-7	14	<p><b>Configuration.</b> The CONF control bits select one of the following configurations:</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; width: 15%;">CONF (Hex)</th> <th style="text-align: left;">Configuration</th> </tr> </thead> <tbody> <tr><td>31</td><td>V.17/V.33 14400 bps. (RFX144.)*</td></tr> <tr><td>32</td><td>V.17/V.33 12000 bps. (RFX144.)*</td></tr> <tr><td>34</td><td>V.17 9600 bps. (RFX144.)*</td></tr> <tr><td>38</td><td>V.17 7200 bps. (RFX144.)*</td></tr> <tr><td>71</td><td>14400 bps with 1700 Hz carrier (non-standard TCM). (RFX144.)*</td></tr> <tr><td>72</td><td>12000 bps with 1700 Hz carrier (non-standard TCM). (RFX144.)*</td></tr> <tr><td>74</td><td>9600 bps with 1700 Hz carrier (non-standard TCM). (RFX144.)*</td></tr> <tr><td>78</td><td>7200 bps with 1700 Hz carrier (non-standard TCM). (RFX144.)*</td></tr> <tr><td>14</td><td>V.29 9600 bps. *</td></tr> <tr><td>12</td><td>V.29 7200 bps. *</td></tr> <tr><td>11</td><td>V.29 4800 bps. *</td></tr> <tr><td>0A</td><td>V.27 ter 4800 bps. *</td></tr> <tr><td>09</td><td>V.27 ter 2400 bps. *</td></tr> <tr><td>20</td><td>RTS on: V.21 Ch. 2 300 bps FSK transmit. *</td></tr> <tr><td></td><td>RTS off: V.21 Ch. 2 300 bps FSK receive and tone detect. *</td></tr> <tr><td>21</td><td>RTS on: V.21 Ch. 2 300 bps FSK transmit. *</td></tr> <tr><td></td><td>RTS off: V.21 Ch. 2 300 bps FSK receive, tone detect, and DTMF. *</td></tr> <tr><td>24</td><td>V.23 (-23 Option)</td></tr> <tr><td>22</td><td>V.23 receive 1200 bps (Caller ID), tone detect. *</td></tr> <tr><td>80</td><td>RTS on: Dual/single tone transmit. *</td></tr> <tr><td></td><td>RTS off: Tone detectors. *</td></tr> <tr><td>82</td><td>RTS on: 8-bit Audio Mode transmit, DTMF detect, and tone detect. **</td></tr> <tr><td></td><td>RTS off: 8-bit Audio Mode receive and tone detect. **</td></tr> <tr><td>86</td><td>RTS on: 16-bit Audio Mode transmit, DTMF detect, and tone detect. **</td></tr> <tr><td></td><td>RTS off: 16-bit Audio Mode receive and tone detect. **</td></tr> <tr><td>90</td><td>Voice Codec (V24 Option) Mode with Room Monitor***</td></tr> <tr><td>91</td><td>Full-duplex speakerphone. **** (-S Option).</td></tr> <tr><td></td><td>    SP/HS on: Full-duplex (FDX) speakerphone operation</td></tr> <tr><td></td><td>    SP/HS off: Handset operation</td></tr> <tr><td>92</td><td>Audio Codec (24 kbps, V24 Option) Mode with Room Monitor. **</td></tr> <tr><td>94</td><td>Audio Codec (32 kbps, V24 Option) Mode with Room Monitor. **</td></tr> <tr><td>98</td><td>Voice Codec (4.7 kbps, V24 option) Mode with Room Monitor. ***</td></tr> </tbody> </table> <p>* Sample rate is 9600 Hz.  ** Sample rate is 8000 Hz.  *** Voice Codec sample rate is 8000 Hz. For tone detectors only, the default sample rate is 4000 Hz. Tone detector sample rate may be changed to 8000 Hz using the TND8K control bit. Use 4000 Hz sample rate with Voice Coder during room monitor operation.  **** Speakerphone sample rate is 8000 Hz. Tone detector sample rate is 4000 Hz.</p>	CONF (Hex)	Configuration	31	V.17/V.33 14400 bps. (RFX144.)*	32	V.17/V.33 12000 bps. (RFX144.)*	34	V.17 9600 bps. (RFX144.)*	38	V.17 7200 bps. (RFX144.)*	71	14400 bps with 1700 Hz carrier (non-standard TCM). (RFX144.)*	72	12000 bps with 1700 Hz carrier (non-standard TCM). (RFX144.)*	74	9600 bps with 1700 Hz carrier (non-standard TCM). (RFX144.)*	78	7200 bps with 1700 Hz carrier (non-standard TCM). (RFX144.)*	14	V.29 9600 bps. *	12	V.29 7200 bps. *	11	V.29 4800 bps. *	0A	V.27 ter 4800 bps. *	09	V.27 ter 2400 bps. *	20	RTS on: V.21 Ch. 2 300 bps FSK transmit. *		RTS off: V.21 Ch. 2 300 bps FSK receive and tone detect. *	21	RTS on: V.21 Ch. 2 300 bps FSK transmit. *		RTS off: V.21 Ch. 2 300 bps FSK receive, tone detect, and DTMF. *	24	V.23 (-23 Option)	22	V.23 receive 1200 bps (Caller ID), tone detect. *	80	RTS on: Dual/single tone transmit. *		RTS off: Tone detectors. *	82	RTS on: 8-bit Audio Mode transmit, DTMF detect, and tone detect. **		RTS off: 8-bit Audio Mode receive and tone detect. **	86	RTS on: 16-bit Audio Mode transmit, DTMF detect, and tone detect. **		RTS off: 16-bit Audio Mode receive and tone detect. **	90	Voice Codec (V24 Option) Mode with Room Monitor***	91	Full-duplex speakerphone. **** (-S Option).		SP/HS on: Full-duplex (FDX) speakerphone operation		SP/HS off: Handset operation	92	Audio Codec (24 kbps, V24 Option) Mode with Room Monitor. **	94	Audio Codec (32 kbps, V24 Option) Mode with Room Monitor. **	98	Voice Codec (4.7 kbps, V24 option) Mode with Room Monitor. ***
CONF (Hex)	Configuration																																																																				
31	V.17/V.33 14400 bps. (RFX144.)*																																																																				
32	V.17/V.33 12000 bps. (RFX144.)*																																																																				
34	V.17 9600 bps. (RFX144.)*																																																																				
38	V.17 7200 bps. (RFX144.)*																																																																				
71	14400 bps with 1700 Hz carrier (non-standard TCM). (RFX144.)*																																																																				
72	12000 bps with 1700 Hz carrier (non-standard TCM). (RFX144.)*																																																																				
74	9600 bps with 1700 Hz carrier (non-standard TCM). (RFX144.)*																																																																				
78	7200 bps with 1700 Hz carrier (non-standard TCM). (RFX144.)*																																																																				
14	V.29 9600 bps. *																																																																				
12	V.29 7200 bps. *																																																																				
11	V.29 4800 bps. *																																																																				
0A	V.27 ter 4800 bps. *																																																																				
09	V.27 ter 2400 bps. *																																																																				
20	RTS on: V.21 Ch. 2 300 bps FSK transmit. *																																																																				
	RTS off: V.21 Ch. 2 300 bps FSK receive and tone detect. *																																																																				
21	RTS on: V.21 Ch. 2 300 bps FSK transmit. *																																																																				
	RTS off: V.21 Ch. 2 300 bps FSK receive, tone detect, and DTMF. *																																																																				
24	V.23 (-23 Option)																																																																				
22	V.23 receive 1200 bps (Caller ID), tone detect. *																																																																				
80	RTS on: Dual/single tone transmit. *																																																																				
	RTS off: Tone detectors. *																																																																				
82	RTS on: 8-bit Audio Mode transmit, DTMF detect, and tone detect. **																																																																				
	RTS off: 8-bit Audio Mode receive and tone detect. **																																																																				
86	RTS on: 16-bit Audio Mode transmit, DTMF detect, and tone detect. **																																																																				
	RTS off: 16-bit Audio Mode receive and tone detect. **																																																																				
90	Voice Codec (V24 Option) Mode with Room Monitor***																																																																				
91	Full-duplex speakerphone. **** (-S Option).																																																																				
	SP/HS on: Full-duplex (FDX) speakerphone operation																																																																				
	SP/HS off: Handset operation																																																																				
92	Audio Codec (24 kbps, V24 Option) Mode with Room Monitor. **																																																																				
94	Audio Codec (32 kbps, V24 Option) Mode with Room Monitor. **																																																																				
98	Voice Codec (4.7 kbps, V24 option) Mode with Room Monitor. ***																																																																				

**Table 3-1. Interface Memory Bit Definitions (Cont'd)**

Mnemonic	Location	Default	Name/Description
			<p><b>Configuration Definitions: (Cont'd)</b></p> <p><b>V.17.</b> The modem operates as specified in ITU-T Recommendation V.17.</p> <p><b>V.33.</b> The modem operates as specified in ITU-T Recommendation V.33.</p> <p><b>V.29.</b> The modem operates as specified in ITU-T Recommendation V.29.</p> <p><b>V.27 ter.</b> The modem operates as specified in ITU-T Recommendation V.27 ter.</p> <p><b>V.23.</b> The modem operates as specified in ITU-T Recommendation V.23. Sample rate is 9600.</p> <p><b>V.23 Receive.</b> The modem operates as specified in ITU-T Recommendation V.23.</p> <p><b>V.21 Channel 2.</b> The modem operates as specified in ITU-T Recommendation V.21 Channel 2.</p> <p><b>V.21 Channel 2 and DTMF Receiver.</b> The modem operates as specified in ITU-T Recommendation V.21 Channel 2 and detects DTMF transmissions.</p> <p><b>Tone Transmit.</b> The modem transmits single or dual frequency tones in response to the RTS input pin or RTSP bit. Tone frequencies and amplitudes are programmable in the DSP RAM.</p> <p><b>Tone Detect.</b> When the Tone Detect configuration is selected and 12TH is a 1, the three 4th order tone detect filters are combined into a single 12th order tone detect filter (FR3). If 12TH is not set to a 1, the three tone detect filters are placed in parallel and are independent (FR1, FR2, and FR3). All tone detect filters are programmable.</p> <p><b>High Speed Modes.</b> The 2400 bps through 14400 bps modes.</p> <p><b>Voice Codec Mode with Room Monitor.</b> Voice coder and decoder with optional error correction coding (CDEN, DCDEN, HDLC). DTMF detect and three tone detectors with a local echo canceller during decoder operation. Dual/single tone transmission when decoder disabled (RTSP). Continuously selectable pitch synchronized decoder playback speeds of 50% faster, 33% faster, or 50% slower than normal speed (FAST50, FAST33, SLOW, NORM). Selectable XIA and IIA recording source and playback destination (CODECS). Room monitor routes the IIA Mic input signal to the IIA Line output, or routes the XIA Mic input signal to the IIA Line output (RMM).</p> <p><b>Audio Codec Mode with Room Monitor.</b> 24 kbps or 32 kbps audio coder and decoder (CDEN, DCDEN). DTMF detect and three tone detectors are available. Dual/single tone transmission is available when the decoder is disabled. During the decoder operation, a local echo canceller is used to improve DTMF and tone detector operation. Selectable XIA and IIA recording source and playback destination (CODECS). Room Monitor routes the IIA ADC input signal to the IIA DAC output, or routes the XIA ADC input signal to the IIA DAC output (RMM).</p> <p><b>Audio Mode.</b> Three tone detectors are available. During audio playback, DTMF detection is available. A local echo canceller is used to improve DTMF and tone detector operation. Selectable XIA and IIA recording source and playback destination (CODECS).</p> <p><b>Full-duplex Speakerphone Mode.</b> Two DTMF generators and one tone detector are available. Control bits at register locations 0E and 0F can be configured at anytime to select speakerphone functions such as AGC enable/disable, muting, tone transmit, volume control, and speakerphone/handset switch.</p>

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 3-1. Interface Memory Bit Definitions (Cont'd)**

Mnemonic	Location	Default	Name/Description
CR1	05:0	1	<b>Coefficient RAM 1 Select.</b> When control bit CR1 is a 1, AREX1 and ADD1 address Coefficient RAM. When CR1 is a 0, AREX1 and ADD1 address Data RAM. This bit must be set according to the desired RAM address (Table 4-1).
CR2	15:0	0	<b>Coefficient RAM 2 Select.</b> When control bit CR2 is a 1, AREX2 and ADD2 address Coefficient RAM. When CR2 is a 0, AREX2 and ADD2 address Data RAM. This bit must be set according to the desired RAM address (Table 4-1).
CRC	09:1	–	<b>Cyclic Redundancy Check Error.</b> In HDLC mode, when status bit CRC is a 1 and status bit EOF is a 1, the received frame is in error. When CRC is a 0 and EOF is a 1, the received frame is correct. CRC changes immediately before EOF is set to a 1. In Caller ID mode (CONF = 22h), the modem sets the CRC bit if the stop bit is detected to be a 1.
CTSP	0F:1	–	<b>Clear To Send Parallel.</b> When set to a 1, status bit CTSP indicates to the DTE that the training sequence has been completed and any data present at TXD (PDM = 0) or DBUFF (PDM = 1) will be transmitted. CTSP parallels the operation of the ~CTS pin.
DATA	0C:5	–	<b>Data Mode.</b> When status bit DATA is a 1, the high speed transmitter/receiver is in the data mode.
DBUFF	10:0-7	–	<b>Data Buffer.</b> In the parallel data mode (PDM bit = 1), the host obtains received data from the modem by reading a data byte from DBUFF; the host sends data to the modem to be transmitted by writing a data byte to DBUFF. The data is received and transmitted bit 0 first. The modem reading (taking data) or writing (sending data) to this register sets the B2A bit. The host reading (taking data) or writing (sending data) to this register resets the B2A bit. By setting B2IxE (x=1 or 2), the host can enable the assertion of ~IRQx upon the setting of B2A. Bit 0 of DBUFF is the first bit of the 8-bit input or output. In the V.23 configuration (CONF = \$24), in parallel data mode (PDM bit = 1), the host obtains received data from the modem by reading a data byte from DBUFF. The modem writing (sending data) to this register sets the B2A bit (1E:3). The host reading (taking data) from this register resets the B2A bit (1E:3). In voice/audio codec modes, DBUFF is the 8-bit voice/audio decoder input buffer (DCDEN = 1 and CDEN = 0) or voice/audio coder output buffer (CDEN = 1 and DCDEN = 0).
DCABLE	08:1	0	<b>Digital Cable Equalizer Enable.</b> Control bit DCABLE enables (1) or disables (0) insertion of the digital cable equalizer into the high speed receive and transmit paths.
DCDEN	1A:5	0	<b>Decoder Enable.</b> When control bit DCDEN is a 1 and bit CDEN is a 0, the modem performs voice/audio decoding on the DBUFF input. The decoder output is sent to TXA1/TXA2. Status bit B2A is set by the modem when the decoder's input buffer is empty. CDEN must be reset when DCDEN is a 1. ACC2 must be reset. (Voice/audio codec modes.)
DCVOX	14:5	0	<b>Decouple VOX.</b> When the voice coder Energy AGC is enabled (AGCSEL = 0) and control bit DCVOX is a 0, the AGC gain is applied to the input signal when the AGC is enabled (AGCDIS = 0) and the VOX bit is a 1. When AGCSEL = 0 and DCVOX is a 1, the AGC gain is applied signal when the AGC is enabled (AGCDIS = 0) regardless of the VOX bit state. (Voice/audio codec modes.)
DR1	05:4	0	<b>Data Rate 1.</b> In high speed, FSK/DTMF, or FSK modes, when control bit DR1 is a 1, RAM access associated with ADD1 occurs at the modem data rate if BR1 = 0. When DR1 is a 0, RAM access occurs at the modem sample rate (9600 Hz) or baud rate depending on the state of BR1.
DR2	15:4	0	<b>Data Rate 2.</b> In high speed, FSK/DTMF, or FSK modes, when control bit DR2 is a 1, RAM access associated with ADD2 occurs at the modem data rate if BR2 = 0. When DR2 is a 0, RAM access occurs at the modem sample rate (9600 Hz) or baud rate depending on the state of BR2.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 3-1. Interface Memory Bit Definitions (Cont'd)**

Mnemonic	Location	Default	Name/Description																																				
DTDET	1C:6	–	<b>Dual Tone Detected.</b> When configured as an DTMF receiver, the modem sets status bit DTDET to a 1 when a signal is received that satisfies all DTMF criteria except on-time, off-time, and cycle-time. The encoded DTMF Output Word (1C:0-3) value is available when DTDET is a 1. If the received signal is a valid DTMF signal, then DTDET will be set to a 1 approximately 11 ms following EDET setting to a 1. The DTDET bit is reset by the modem after DTMFD is set to a 1 or if the received signal fails to satisfy any subsequent DTMF criteria.																																				
DTDETC	17:6	0	<b>Dual Tone Detected Copy.</b> In DTMF modes, DTDETC is a copy of the DTDET bit for programmable interrupt control.																																				
DTMF	1C:0-3	–	<p><b>DTMF Output Word.</b> When configured as an DTMF receiver and a DTMF signal is present such that status bit DTDET is set by the modem, the encoded DTMF output is written to 1C:0-3. The DTMF symbol codes are:</p> <table style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">DTMF Symbol</th> <th style="text-align: center;">Encoded Output (Hex)</th> <th style="text-align: center;">DTMF Symbol</th> <th style="text-align: center;">Encoded Output (Hex)</th> </tr> </thead> <tbody> <tr><td style="text-align: center;">1</td><td style="text-align: center;">0</td><td style="text-align: center;">3</td><td style="text-align: center;">8</td></tr> <tr><td style="text-align: center;">4</td><td style="text-align: center;">1</td><td style="text-align: center;">6</td><td style="text-align: center;">9</td></tr> <tr><td style="text-align: center;">7</td><td style="text-align: center;">2</td><td style="text-align: center;">9</td><td style="text-align: center;">A</td></tr> <tr><td style="text-align: center;">*</td><td style="text-align: center;">3</td><td style="text-align: center;">#</td><td style="text-align: center;">B</td></tr> <tr><td style="text-align: center;">2</td><td style="text-align: center;">4</td><td style="text-align: center;">A</td><td style="text-align: center;">C</td></tr> <tr><td style="text-align: center;">5</td><td style="text-align: center;">5</td><td style="text-align: center;">B</td><td style="text-align: center;">D</td></tr> <tr><td style="text-align: center;">8</td><td style="text-align: center;">6</td><td style="text-align: center;">C</td><td style="text-align: center;">E</td></tr> <tr><td style="text-align: center;">0</td><td style="text-align: center;">7</td><td style="text-align: center;">D</td><td style="text-align: center;">F</td></tr> </tbody> </table>	DTMF Symbol	Encoded Output (Hex)	DTMF Symbol	Encoded Output (Hex)	1	0	3	8	4	1	6	9	7	2	9	A	*	3	#	B	2	4	A	C	5	5	B	D	8	6	C	E	0	7	D	F
DTMF Symbol	Encoded Output (Hex)	DTMF Symbol	Encoded Output (Hex)																																				
1	0	3	8																																				
4	1	6	9																																				
7	2	9	A																																				
*	3	#	B																																				
2	4	A	C																																				
5	5	B	D																																				
8	6	C	E																																				
0	7	D	F																																				
DTMFD	1C:4	–	<b>DTMF Signal Detected.</b> When configured as an DTMF receiver, the modem sets status bit DTMFD to a 1 when a DTMF signal has been detected that satisfies all specified DTMF detect criteria. The host must reset this bit after reading the DTMF Output Word (1C:0-7), otherwise two or more detections of the same symbol may be missed by the host.																																				
DTMFDC	17:4	0	<b>DTMF Detected Copy.</b> In DTMF modes, DTMFDC is a copy of the DTMFD bit for programmable interrupt control.																																				
ECHOAT	0F:0-1	00	<p><b>Handset Echo Attenuation.</b> In speakerphone mode, ECHOAT bits control the level of the simulated echo for handset operation when the SP/HS bit is a 0. The signal entering the XIA ADC is attenuated and retransmitted to the XIA DAC as follows:</p> <table style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Bit 1</th> <th style="text-align: center;">Bit 0</th> <th style="text-align: center;">Attenuation</th> </tr> </thead> <tbody> <tr><td style="text-align: center;">0</td><td style="text-align: center;">0</td><td style="text-align: center;">∞ dB</td></tr> <tr><td style="text-align: center;">0</td><td style="text-align: center;">1</td><td style="text-align: center;">18 dB</td></tr> <tr><td style="text-align: center;">1</td><td style="text-align: center;">0</td><td style="text-align: center;">12 dB</td></tr> <tr><td style="text-align: center;">1</td><td style="text-align: center;">1</td><td style="text-align: center;">6 dB</td></tr> </tbody> </table>	Bit 1	Bit 0	Attenuation	0	0	∞ dB	0	1	18 dB	1	0	12 dB	1	1	6 dB																					
Bit 1	Bit 0	Attenuation																																					
0	0	∞ dB																																					
0	1	18 dB																																					
1	0	12 dB																																					
1	1	6 dB																																					
EDET	1C:7	–	<b>DTMF Early Detection.</b> When configured as an DTMF receiver, the modem sets status bit EDET to a 1 approximately 20 ms after the DTMF signal energy is detected to indicate that the received signal is probably a DTMF signal. This bit is reset by the modem after DTMFD is set to a 1 or if the received signal fails to satisfy any subsequent DTMF criteria.																																				
EDETC	17:7	0	<b>Early Detection Copy.</b> In DTMF modes, EDETC is a copy of the EDET bit for programmable interrupt control.																																				
ENUPDT	14:5	0	<b>Energy Update.</b> When the Classifier AGC is enabled (AGCSEL = 1) and control bit ENUPDT is a 1, the AGC gain will be adjusted whenever the input signal energy exceeds the AGC Gain Adaptation Threshold parameter value. (Voice/Audio Codec Mode.)																																				

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 3-1. Interface Memory Bit Definitions (Cont'd)**

Mnemonic	Location	Default	Name/Description															
EOF	09:2	–	<p><b>End of Frame.</b> In HDLC mode, when the modem is configured as a transmitter and bit AEOF is a 0, the EOF bit is a control bit. When AEOF is a 0, to convey to the modem that it is time to send the 16-bit FCS and ending flag of an HDLC frame, the host must set the EOF bit after the modem has taken the last byte of data (resides in DBUFF) of the frame (B2A sets again). EOF will then be reset by the modem after it has recognized the setting of EOF by the host.</p> <p>When the modem is configured as a transmitter and bit AEOF is a 1, EOF is a status bit. In this case, the modem will interpret the underrun condition as the end of the frame, set EOF, and will output the 16-bit FCS and at least one ending flag. EOF is reset whenever a flag is transmitted.</p> <p>When the modem is configured as a receiver and bit AEOF is a 1, the modem has received a frame ending flag and the CRC bit is updated. EOF must be reset by the host before receiving the ending flag of a following frame.</p>															
EPT	07:3	1	<p><b>Echo Protector Tone Enable.</b> When control bit EPT is a 1, an unmodulated carrier is transmitted for 187.5 ms followed by 20 ms of no transmitted energy prior to the transmission of the training sequence. When EPT is a 0, neither the echo protector tone nor the 20 ms of no energy are transmitted prior to the transmission of the training sequence except in V.29 long train which transmits 20 ms of silence at the beginning of training. (See status bit P1.) The setting of the EPT bit must be followed by the setting of the SETUP bit to become active.</p>															
EQFZ	09:5	0	<p><b>Equalizer Freeze.</b> When control bit EQFZ is a 1, updating of the receiver's adaptive equalizer taps is inhibited.</p>															
EQSV	09:6	0	<p><b>Equalizer Save.</b> When control bit EQSV is a 1, the adaptive equalizer taps are not zeroed when reconfiguring the modem or when entering the training state. Adaptive equalizer taps are also not updated during training. For short train only, this bit is used in conjunction with the SHTR bit.</p>															
FAST33	14:2	0	<p><b>Faster by 33% Playback Speed.</b> When control bit FAST33 is a 1 and the FAST50, SLOW, and NORM control bits are reset, playback time is 67% of normal playback time. FAST33 must be reset when another speed is selected. (Voice Codec Mode)</p>															
FAST50	14:3	0	<p><b>Faster by 50% Playback Speed.</b> When control bit FAST50 is a 1 and the FAST33, SLOW, and NORM control bits are reset, playback time is 50% of normal playback time. FAST50 must be reset when another speed is selected. (Voice Codec Mode)</p>															
FE	09:1	0	<p><b>Framing Error (Parallel Mode).</b> When set, status bit FE indicates that more than 1 in 8 characters were received without a Stop bit in asynchronous mode. When reset, no framing error is detected. (V.23)</p>															
FED	0F:7,6	–	<p><b>Fast Energy Detector.</b> Status bits FED indicates the level of the received signal according to the following codes:</p> <table style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Bit 7</th> <th style="text-align: center;">Bit 6</th> <th style="text-align: left;">Energy Level</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td>No energy (idle mode)</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td>Invalid</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td>Above Turn-off Threshold</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td>Above Turn-on Threshold</td> </tr> </tbody> </table>	Bit 7	Bit 6	Energy Level	0	0	No energy (idle mode)	0	1	Invalid	1	0	Above Turn-off Threshold	1	1	Above Turn-on Threshold
Bit 7	Bit 6	Energy Level																
0	0	No energy (idle mode)																
0	1	Invalid																
1	0	Above Turn-off Threshold																
1	1	Above Turn-on Threshold																
FLAG	09:0	–	<p><b>FLAG Mode.</b> When the modem is configured as a transmitter and status bit FLAG is a 1, the modem is transmitting a flag sequence. When the modem is configured as a receiver and status bit FLAG is a 1, the modem has received a flag sequence. (HDLC mode.)</p>															

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 3-1. Interface Memory Bit Definitions (Cont'd)**

Mnemonic	Location	Default	Name/Description
FR1	08:5	–	<b>Frequency No. 1.</b> The modem sets status bit FR1 to a 1 when energy above tone detector 1's turn-on threshold is detected. The default detection range = 2100 Hz ± 25 Hz for 9600 Hz sample rate. The FR1 tone detector sample rate is either 4000/8000 Hz in Voice Codec Mode (CONF = 90h or 98h) and Audio Codec Mode (CONF = 92h or 94h), 8000 Hz in Audio Mode (CONF = 82h or 86h) and 4000 Hz in Speakerphone Mode (CONF = 91h). Control bit TND8K selects 8000 Hz or 4000 Hz sample rate. The FR1 detector must be reprogrammed for 4000 Hz and 8000 Hz..
FR2	08:6	–	<b>Frequency No. 2.</b> The modem sets status bit FR2 to a 1 when energy above tone detector 2's turn-on threshold is detected. The default detection range = 1100 Hz ± 30 Hz for 9600 Hz sample rate. The FR2 tone detector sample rate is 4000 Hz/8000 Hz in Voice Codec Mode (CONF = 90h or 98h) and Audio Codec Mode (CONF = 92h or 94h), and 8000 Hz in Audio Mode (CONF = 82h or 86h). Control bit TND8K selects 8000 Hz or 4000 Hz sample rate. The FR2 detector must be reprogrammed for 4000 Hz and 8000 Hz.
FR3	08:7	–	<b>Frequency No. 3.</b> The modem sets status bit FR3 to a 1 when energy above tone detector 3's turn-on threshold is detected. The default detection range = 462 Hz ±14 Hz for 9600 Hz sample rate. The FR3 tone detector default sample rate is 4000 Hz/8000 Hz in Voice Codec Mode (CONF = 90h or 98h) and Audio Codec Mode (CONF = 92h or 94h), and 8000 Hz in Audio Mode (Conf = 82h or 86h). Control bit TND8K selects 8000 Hz or 4000 Hz sample rate. The FR3 detector must be reprogrammed for 4000 Hz and 8000 Hz.
FRx	17:1	–	<b>Frequency No. 1, 2, or 3.</b> Status bit FRx is set by the modem if FR1, FR2, or FR3 is set. FRx is reset by the modem if FR1, FR2, and FR3 are reset.
FSK7E	08:2	–	<b>FSK FLAG (7E) Detected.</b> The modem sets status bit FSK7E to a 1 when FSK flags have been detected in a high speed receiver mode. FSK7E is valid after bit FSKFLS transitions from 1 to 0. FSK7E is not valid in V.27 ter short train modes.
FSKFLS	0E:7	0	<b>FSK FLAG (7E) Search.</b> When status bit FSKFLS is a 1, the modem is searching for FSK flags in high speed receiver modes except V.27 ter short train. This bit is reset by the modem when the FSK flag search is completed.
GPIx	16:0-7	-	<b>General Purpose Inputs.</b> The modem sets/resets bits 0 -7 in the GPIx register to represent the corresponding logic level (1 = high, 0 = low) appearing on signals GPIO - GPI7, respectively, within 125 μs of signal transition. GPI7 is typically connected to the DAA ring detection circuitry, and bit RI in the interface memory represents a valid ring frequency if it is so connected.
GPOx	1B:0-7	1	<b>General Purpose Outputs.</b> Bits 0-7 in the GPOx register, set/reset by the host, are reflected by logic level outputs (1 = high, 0 = low) appearing on signals GPO0 - GPO7, respectively, within 125 μs of bit transition.
HDLC	07:0	0	<b>HDLC Mode.</b> When control bit HDLC is a 1 and the PDM bit is a 1, the modem performs HDLC framing in parallel data mode. When the HDLC bit is a 0 or the PDM bit is a 0, the modem does not perform HDLC framing. In data modes, changing the value of the HDLC bit requires setting the SETUP bit to become active. In the Voice Codec mode (CONF = 90h or 98h), error correction is enabled (HDLC = 1) or disabled (HDLC = 0). Setting the SETUP bit is not required.
HPFEN	0D:2	0	<b>High Pass Filter Enable.</b> When control bit HPFEN is a 1, the Pre-AGC high pass filter is enabled in the receive path.
IO1	05:3	0	<b>Input/Output RAM 1 Select.</b> When control bit IO1 is a 1, ADD1 addresses IO RAM. When IO1 is a 0, ADD1 addresses either coefficient or data RAM depending on the state of the CR1 bit. This bit must be set according to the desired RAM address. (See Table 4-1).
IO2	15:3	0	<b>Input/Output RAM 2 Select.</b> When control bit IO2 is a 1, ADD2 addresses IO RAM. When IO2 is a 0, ADD2 addresses either coefficient or data RAM depending on the state of the CR2 bit. This bit must be set according to the desired RAM address. (See Table 4-1).

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 3-1. Interface Memory Bit Definitions (Cont'd)**

Mnemonic	Location	Default	Name/Description																																																																				
ITADRS	0A:0-4	0	<p><b>Interrupt Address.</b> These 5 bits specify the register upon which the programmable interrupt and ITBMSK will take effect. The address of the byte on which the modem asserts <math>\sim</math>IRQ1 on a bit or bits in that byte is:</p> <table style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">Host Register (Hex)</th> <th style="text-align: center;">ITADRS (Hex)</th> <th style="text-align: center;">Host Register (Hex)</th> <th style="text-align: center;">ITADRS (Hex)</th> </tr> </thead> <tbody> <tr><td style="text-align: center;">00</td><td style="text-align: center;">00</td><td style="text-align: center;">10</td><td style="text-align: center;">08</td></tr> <tr><td style="text-align: center;">01</td><td style="text-align: center;">10</td><td style="text-align: center;">11</td><td style="text-align: center;">18</td></tr> <tr><td style="text-align: center;">02</td><td style="text-align: center;">01</td><td style="text-align: center;">12</td><td style="text-align: center;">09</td></tr> <tr><td style="text-align: center;">03</td><td style="text-align: center;">11</td><td style="text-align: center;">13</td><td style="text-align: center;">19</td></tr> <tr><td style="text-align: center;">04</td><td style="text-align: center;">02</td><td style="text-align: center;">14</td><td style="text-align: center;">0A</td></tr> <tr><td style="text-align: center;">05</td><td style="text-align: center;">12</td><td style="text-align: center;">15</td><td style="text-align: center;">1A</td></tr> <tr><td style="text-align: center;">06</td><td style="text-align: center;">03</td><td style="text-align: center;">16</td><td style="text-align: center;">0B</td></tr> <tr><td style="text-align: center;">07</td><td style="text-align: center;">13</td><td style="text-align: center;">17</td><td style="text-align: center;">1B</td></tr> <tr><td style="text-align: center;">08</td><td style="text-align: center;">04</td><td style="text-align: center;">18</td><td style="text-align: center;">0C</td></tr> <tr><td style="text-align: center;">09</td><td style="text-align: center;">14</td><td style="text-align: center;">19</td><td style="text-align: center;">1C</td></tr> <tr><td style="text-align: center;">0A</td><td style="text-align: center;">05</td><td style="text-align: center;">1A</td><td style="text-align: center;">0D</td></tr> <tr><td style="text-align: center;">0B</td><td style="text-align: center;">15</td><td style="text-align: center;">1B</td><td style="text-align: center;">1D</td></tr> <tr><td style="text-align: center;">0C</td><td style="text-align: center;">06</td><td style="text-align: center;">1C</td><td style="text-align: center;">0E</td></tr> <tr><td style="text-align: center;">0D</td><td style="text-align: center;">16</td><td style="text-align: center;">1D</td><td style="text-align: center;">1E</td></tr> <tr><td style="text-align: center;">0E</td><td style="text-align: center;">07</td><td style="text-align: center;">1E</td><td style="text-align: center;">0F</td></tr> <tr><td style="text-align: center;">0F</td><td style="text-align: center;">17</td><td style="text-align: center;">1F</td><td style="text-align: center;">1F</td></tr> </tbody> </table>	Host Register (Hex)	ITADRS (Hex)	Host Register (Hex)	ITADRS (Hex)	00	00	10	08	01	10	11	18	02	01	12	09	03	11	13	19	04	02	14	0A	05	12	15	1A	06	03	16	0B	07	13	17	1B	08	04	18	0C	09	14	19	1C	0A	05	1A	0D	0B	15	1B	1D	0C	06	1C	0E	0D	16	1D	1E	0E	07	1E	0F	0F	17	1F	1F
Host Register (Hex)	ITADRS (Hex)	Host Register (Hex)	ITADRS (Hex)																																																																				
00	00	10	08																																																																				
01	10	11	18																																																																				
02	01	12	09																																																																				
03	11	13	19																																																																				
04	02	14	0A																																																																				
05	12	15	1A																																																																				
06	03	16	0B																																																																				
07	13	17	1B																																																																				
08	04	18	0C																																																																				
09	14	19	1C																																																																				
0A	05	1A	0D																																																																				
0B	15	1B	1D																																																																				
0C	06	1C	0E																																																																				
0D	16	1D	1E																																																																				
0E	07	1E	0F																																																																				
0F	17	1F	1F																																																																				
ITBMSK	0B:0-7	00	<p><b>Interrupt Bit Mask.</b> This byte performs a bit mask on the register specified in ITADRS for the programmable interrupt processing. A one in any position in ITBMSK will cause the modem to assert <math>\sim</math>IRQ1 on the corresponding bit or bits in the register specified by ITADRS according to the ANDOR bit and the TRIG bits if PIE is set by the host and PIREQ is reset by the host.</p>																																																																				
MICLVL	0E:0-1	01	<p><b>Microphone Volume Level.</b> In speakerphone mode, The MICLVL bits control the XIA ADC signal gain as follows:</p> <table style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">Bit 1</th> <th style="text-align: center;">Bit 0</th> <th style="text-align: center;">Gain</th> </tr> </thead> <tbody> <tr><td style="text-align: center;">0</td><td style="text-align: center;">0</td><td style="text-align: center;">0 dB</td></tr> <tr><td style="text-align: center;">0</td><td style="text-align: center;">1</td><td style="text-align: center;">6 dB</td></tr> <tr><td style="text-align: center;">1</td><td style="text-align: center;">0</td><td style="text-align: center;">9.5 dB</td></tr> <tr><td style="text-align: center;">1</td><td style="text-align: center;">1</td><td style="text-align: center;">12 dB</td></tr> </tbody> </table>	Bit 1	Bit 0	Gain	0	0	0 dB	0	1	6 dB	1	0	9.5 dB	1	1	12 dB																																																					
Bit 1	Bit 0	Gain																																																																					
0	0	0 dB																																																																					
0	1	6 dB																																																																					
1	0	9.5 dB																																																																					
1	1	12 dB																																																																					
MUTEI	0E:3	0	<p><b>Mute IIA ADC.</b> In speakerphone mode, control bit MUTEI enables (MUTEI = 1) or disables (MUTEI = 0) muting of the IIA ADC signal.</p>																																																																				
MUTEX	0E:2	1	<p><b>Mute XIA ADC.</b> In speakerphone mode, control bit MUTEX enables (MUTEX = 1) or disables (MUTEX = 0) muting of the XIA ADC signal.</p>																																																																				
NORM	14:0	1	<p><b>Normal Playback Speed.</b> When control bit NORM is a 1 and the FAST50, FAST33, and SLOW control bits are reset, normal playback speed is selected. NORM must be reset when another speed is selected. (Voice Codec Mode)</p>																																																																				
OE	09:7	–	<p><b>Overrun Error (Parallel Mode).</b> When set, status bit OE indicates that the receive Data Buffer (DBUFF) was loaded with the new byte of received data before the host read the old data from DBUFF. When reset, DBUFF was read before new receive data was loaded into DBUFF. (V.23)</p>																																																																				

**Table 3-1. Interface Memory Bit Definitions (Cont'd)**

Mnemonic	Location	Default	Name/Description															
OTS	1C:5	–	<b>On-Time Satisfied.</b> When configured as an DTMF receiver, the modem sets status bit OTS to 1 after the DTMF on-time criteria is satisfied. This bit is reset by the modem after DTMFD is set to a 1 or if the received signal fails to satisfy the DTMF off-time criteria.															
OTSC	17:5	0	<b>On-Time Satisfied Copy.</b> In DTMF modes, OTSC is a copy of the OTS bit for programmable interrupt control.															
OVRUN	09:7	–	<b>Overrun/Underrun.</b> In HDLC mode, when configured as a transmitter and control bit AEOF is a 0, the modem sets status bit OVRUN to a 1 if a transmit underrun condition occurs. If the host does not load in a new byte of data in DBUFF within eight bit times of loading the previous byte into DBUFF, OVRUN and ABIDL bits will be set. The modem will then automatically send eight continuous ones. The transmission of these ones will continue until the host resets ABIDL. The modem will then finish sending the current group of eight ones and will either start sending another frame (if B2A is a 0) or will transmit continuous flags. The modem will reset OVRUN every time it sets B2A. If AEOF is a 1, OVRUN is disabled. When configured as a receiver, the modem sets the OVRUN bit to a 1 if a receive overrun condition occurs. To detect the next overrun condition, the host must reset this bit.															
P1	0C:1	–	<b>P1 Sequence.</b> When the modem is configured as a high speed transmitter, status bit P1 = 1 indicates the P1 sequence is being sent. When P1 = 0, the P1 sequence is not being sent. The P1 sequence is an echo protection tone. When the modem is configured as a receiver, the P1 bit has no meaning.															
P2	0C:2	–	<b>P2 Sequence.</b> When the modem is configured as a high speed transmitter, status bit P2 = 1 indicates the P2 sequence is being sent. When P2 = 0, the P2 sequence is not being sent. When the modem is configured as a high speed receiver, status bit P2 = 1 indicates the search for the P2 to PN transition is occurring. When P2 = 0, the P2 to PN transition search is not occurring.															
PARSL	14:4,5	00	<b>Parity Select.</b> In V.23 mode, control bits PARSL select the method by which parity is generated and checked during asynchronous parallel data mode. The options are:  <table border="0" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">Bit 5</th> <th style="text-align: center;">Bit 4</th> <th style="text-align: left;">Parity Selected</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td>Mark Parity</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td>Space Parity</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td>Even Parity</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td>Odd Parity</td> </tr> </tbody> </table>	Bit 5	Bit 4	Parity Selected	0	0	Mark Parity	0	1	Space Parity	1	0	Even Parity	1	1	Odd Parity
Bit 5	Bit 4	Parity Selected																
0	0	Mark Parity																
0	1	Space Parity																
1	0	Even Parity																
1	1	Odd Parity																
PDEQZ	08:0	0	<b>Programmable Digital Equalizer.</b> When the host has configured the modem as a high speed receiver or transmitter and has set control bit PDEQZ, the programmable digital equalizer is enabled. When control bit PDEQZ is a 0, the programmable digital equalizer is disabled. The programmable digital equalizer defaults to a Japanese 2 link delay equalizer.															

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 3-1. Interface Memory Bit Definitions (Cont'd)**

Mnemonic	Location	Default	Name/Description
PDM	07:5	0	<p><b>Parallel Data Mode.</b> When control bit PDM is a 1, parallel data mode is selected. If the modem is a transmitter, data for transmission is accepted from DBUFF (10:0-7) in modes other than V.23 or TBUFFER (12:0-7) in V.23 mode (CONF = 24). If the modem is a receiver, the modem provides received data to DBUFF (10:0-7) and to the RXD output pin. The setting of the PDM bit must be followed by the setting of the SETUP bit to become active.</p> <p>When the PDM bit is a 0, serial data mode is selected. If the modem is a transmitter, data for transmission is accepted from the TXD input pin. When the modem is a receiver, the modem provides the received data only to the RXD output pin.</p>
PE	09:0	0	<p><b>Parity Error (Parallel Mode).</b> When set, status bit PE indicates that a character with bad parity was received. When reset, a character with good parity was received. (V.23)</p>
PEN	14:3	0	<p><b>Parity Enable (Parallel Mode).</b> When control bit PEN is set, parity generation and checking is enabled. When PEN is a 0, parity generation and checking is disabled. (V.23)</p> <p><b>Note:</b> The parity bit is NOT masked out in the receive parallel buffer (DBUFF). The Parity bit is the MSB of the character contained in DBUFF. Start and Stop bit(s) are stripped from the data before it is written to DBUFF.</p>
PIA	1F:7	–	<p><b>Programmable Interrupt Active.</b> When control bit PIE is enabled (PIE is a 1) and the interrupt condition is true as specified by ITBMSK, ITADRS, TRIG, and ANDOR, the modem asserts ~IRQ1 if PIREQ has been previously reset by the host (usually after servicing the previous interrupt). Status bit PIA is set by the modem when the above occurs. PIA is reset when the host resets PIREQ.</p>
PIDR	05:5	0	<p><b>Programmable Interrupt at Data Rate.</b> When control bit PIDR is a 1, the programmable interrupt runs at the data rate. When PIDR is a 0, the programmable interrupt runs at the sample rate (9600 Hz). The PIDR bit is valid in all modes except tone, voice/audio codec, audio, and speakerphone.</p>
PIE	1F:4	0	<p><b>Programmable Interrupt Enable.</b> When control bit PIE is enabled (PIE is a 1) and the interrupt condition is true as specified by ITBMSK, ITADRS, TRIG, and ANDOR, the modem asserts ~IRQ1 if PIREQ has been previously reset by the host (usually after servicing the previous interrupt). Status bit PIA is set by the modem when the above occurs. When PIE is a 0 (interrupt disabled), ITBMSK, ITADRS, TRIG, ANDOR, and PIREQ have no effect on ~IRQ1 and PIA.</p>
PIREQ	1F:3	–	<p><b>Programmable Interrupt Request.</b> When control bit PIE is enabled (PIE is a 1) and the interrupt condition is true as specified by ITBMSK, ITADRS, TRIG, and ANDOR, the modem asserts ~IRQ1 if control bit PIREQ has been previously reset by the host. PIREQ is set by the modem when the programmable interrupt condition is true. The host must reset PIREQ after servicing the interrupt since the modem does not reset PIREQ. If PIREQ is not reset when the interrupt condition occurs again, the modem will not assert ~IRQ1.</p>
PN	0C:3	–	<p><b>PN Sequence.</b> When the modem is configured as a high speed transmitter, status bit PN = 1 signals that the PN sequence is being sent. When PN = 0, the PN sequence is not being transmitted. When the modem is configured as a high speed receiver, status bit PN = 1 indicates the PN portion of the training sequence is being received. When PN = 0, the PN portion of training is not being received.</p>
PNDT	0D:6	–	<p><b>PN Detected.</b> When status bit PNDT is a 1, the receiver has detected the PN portion of the training sequence. When PNDT is a 0, PN has not been detected.</p>
PNSUC	08:3	–	<p><b>PN Success.</b> When status bit PNSUC is a 1, the receiver has successfully trained at the end of the PN portion of the high speed training sequence. When PNSUC is a 0, a successful training has not occurred. PNSUC is still valid after the CDET bit is set to a 1.</p>
PR	1D:5	–	<p><b>Rate Sequence Period.</b> When status bit PR is a 1 during transmit, the modem is sending the rate sequence (PR). When reset to a 0, the rate sequence (PR) is not being sent. When set to a 1 during receive, the modem is receiving the rate sequence (PR). When reset to a 0, the rate sequence (PR) is not being received. (V.17 or V.33 modes.)</p>

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 3-1. Interface Memory Bit Definitions (Cont'd)**

Mnemonic	Location	Default	Name/Description
PRDET	1D:4	–	<b>Rate Sequence Detection.</b> When status bit PRDET is a 1, the modem receiver has detected a rate sequence pattern containing a proper synchronization bit pattern. (V.17 or V.33 modes.)
RA	1A:0	0	<b>Relay A Active.</b> When control bit RA is a 1, the ~OH output is activated to close the normally open relay (off-hook); when RA is a 0, the ~OH is turned off to allow the normally open relay to open (on-hook). <b>Note:</b> The host has exclusive control of ~OH output through the RA bit. The delay between activation and actual toggling of the external control line will be two sample periods.
RB	1A:1	0	<b>Relay B Active.</b> When control bit RB is a 1, the ~TALK output is activated to open the normally closed relay (data); when RB is a 0, the ~TALK is turned off to allow the normally closed relay to close (talk). <b>Note:</b> The host has exclusive control of ~TALK output through the RB bit. The delay between activation and actual toggling of the external control line will be two sample periods.
RI	17:2	0	<b>Ring Indicator.</b> Status bit RI is set when a valid ringing signal is being detected. RI is reset when a valid ringing signal is not being detected. Ringing is selected if pulses are present on GPI7 input in the 15-68 Hz frequency range (default frequency range) for the 8000 Hz sampling rate modes. The RI bit follows the ringing signal with a 1 during the ON time and a 0 during the OFF time. The minimum and maximum valid ring frequencies are host programmable in DSP RAM. The RI bit is cleared to 0 when the RA bit = 1.
RMM	07:5	0	<b>Room Monitor.</b> In Voice Codec and Audio Codec modes, setting bit RMM enables the room monitor that routes the IIA Mic input signal to the IIA Line output. Setting both CODECS and RMM bits enables the room monitor that routes the XIA Mic input signal to the IIA Line output. The setting of the RMM bit must be followed by the setting of the SETUP bit to become active.
RTSP	07:7	0	<b>Request To Send Parallel.</b> The one state of control bit RTSP begins a transmit sequence. The modem will continue to transmit until RTSP is reset to a 0 (or ~RTS is turned off) and the turn-off sequence has been completed. RTSP parallels the operation of the ~RTS hardware input pin. These inputs are "ORed" by the modem, except in the Voice Codec and Audio Codec modes.
RX	0D:7	–	<b>Receive State.</b> In high speed modes, the modem is in the receive state when status bit RX is a 1; the modem is in the transmit state when RX is a 0.
SBAD1L	02:0-7	--	<b>Single Bank RAM Address 1 LSB.</b> When control bits ACC1 and SBRAM1 are both a 1, SBAD1L contains the LSB of the address used to access the modem's single bank RAM via the Y RAM Data 1 LSB and MSB words (00:0-7 and 01:0-7, respectively).
SBAD1M	03:0-7	--	<b>Single Bank RAM Address 1 MSB.</b> When control bits ACC1 and SBRAM1 are both a 1, SBAD1M contains the MSB of the address used to access the modem's single bank RAM via the Y RAM Data 1 LSB and MSB words (00:0-7 and 01:0-7, respectively).
SBAD2L	12:0-7	--	<b>Single Bank RAM Address 2 LSB.</b> When control bits ACC2 and SBRAM2 are both a 1, SBAD2L contains the LSB of the address used to access the modem's single bank RAM via the Y RAM Data 2 LSB and MSB words (10:0-7 and 11:0-7, respectively).
SBAD2M	13:0-7	--	<b>Single Bank RAM Address 2 MSB.</b> When control bits ACC2 and SBRAM2 are both a 1, SBAD2M contains the MSB of the address used to access the modem's single bank RAM via the Y RAM Data 2 LSB and MSB words (10:0-7 and 11:0-7, respectively).
SBRAM1	1A:6	0	<b>Single Bank RAM Access 1.</b> When control bit SBRAM1 is a 1, the modem accesses the single bank RAM associated with the address in SBAD1M and SBAD1L (BR1, CR1, DR1, IO1, and AREX1 must be 0). WRT1 determines if a read or write is performed.
SBRAM2	1A:7	0	<b>Single Bank RAM Access 2.</b> When control bit SBRAM2 is a 1, the modem accesses the single bank RAM associated with the address in SBAD2M and SBAD2L (BR2, CR2, DR2, IO2, and AREX2 must be 0). WRT2 determines if a read or write is performed.

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 3-1. Interface Memory Bit Definitions (Cont'd)**

Mnemonic	Location	Default	Name/Description
SCR1	0C:4	–	<b>Scrambled Ones.</b> When the modem is configured as a high speed transmitter, status bit SCR1 = 1 indicates scrambled ones are being sent. When SCR1 = 0, scrambled ones are not being sent. When the modem is configured as a high speed receiver, status bit SCR1 = 1 indicates scrambled ones are being received. When SCR1 = 0, scrambled ones are not being received.
SETUP	1F:0	0	<b>Setup.</b> Control bit SETUP must be set to a 1 by the host after the host writes a configuration code into the CONF bits (06:0-7) or changes any of bits 0 through 6 in register 07 (07:0-6). This informs the modem to implement the configuration change. The modem resets the SETUP bit to a 0 when the configuration change request is recognized.
SHPR	1D:7	0	<b>Short Train Rate Sequence.</b> When control bit SHPR is a 1, the V.17/V.33 rate sequence is included in the short training sequence, which extends the training by 64 bauds.
SHTR	07:4	0	<b>Short Train Mode.</b> When control bit SHTR is a 1 and the modem is configured as a high speed receiver (see CONF), the modem will perform a short training sequence. A successful long train at the same data rate must precede its short train. (Note: For V.17, a successful long train at any data rate must precede its short train.) The setting of the SHTR bit must be followed by the setting of the SETUP bit. The EQSV bit must be set and the EQFZ bit may optionally be set for Short Train operation.
SLOW	14:1	0	<b>Slower by 50% Playback Speed.</b> When control bit SLOW is a 1 and the FAST50, FAST33, and NORM control bits are reset, playback time is 150% of normal playback time. SLOW must be reset when another speed is selected. (Voice Codec Mode)
SP/HS	0E:4	1	<b>Speakerphone/Handset Switch.</b> In speakerphone mode, when control bit SP/HS is a 1, microphone/speaker operation is enabled; when SP/HS is a 0, handset in place of microphone/speaker is assumed for handset operation.
SQEXT	07:2	0	<b>Squelch Extend.</b> Control bit SQEXT determines the length of time the modem receiver is inhibited from receiving any signal after transmitter turn-off. The length of time is either 20 ms (SQEXT = 0) or 140 ms (SQEXT = 1). The setting of the SQEXT bit must be followed by the setting of the SETUP bit to become active.
STB	14:2	0	<b>Stop Bit Number.</b> When control bit STB is reset, one stop bit is selected; when set, two stop bits are selected. (V.23)
TBUFFER	12:0-7	00	<b>Transmit Data Buffer.</b> In V.23 mode (CONF = 24h), the host conveys output data to the transmitter in the parallel mode by writing a data byte to the TBUFFER. The data is transmitted bit 0 first.
TDBE	18:1	1	<b>Transmit Data Buffer Empty.</b> When set, status bit TDBE signifies that the modem has read TBUFFER (register 12) and the host can write new data into TBUFFER. This condition can also cause an IRQ to be asserted using the programmable interrupt. The host must clear the bit to transmit data. (V.23)
TDIS	07:6	0	<b>Training Disable.</b> When control bit TDIS is a 1, the modem as a receiver is prevented from recognizing a training sequence and entering the training state; as a transmitter the modem will not transmit the training sequence when the ~RTS pin or RTSP bit is activated.
TND8K	14:7	-	<b>Tone Detector 8 kHz Sample Rate.</b> In the voice/audio codec modes (CONF = 90h, 92h, 94h or 98h), control bit TND8K selects the tone detector sample rate (0 = 4000 Hz; 1 = 8000 Hz). TND8K defaults to a 0 in Voice Codec Modes (CONF = 90h or 98h) and to a 1 in the Audio Codec Modes (CONF = 92h or 94h). In Voice Codec mode during room monitor operation, set TNDK8 to 0 when encoding a message.
TONEIE	0F:6	0	<b>IIA Tone Enable.</b> In speakerphone mode, control bit TONEIE enables (TONEIE = 1) or disables (TONEIE = 0) tone to the IIA DAC while in tone transmit mode (TTONEE = 1).
TONEXE	0F:5	0	<b>XIA Tone Enable.</b> In speakerphone mode, control bit TONEXE enables (TONEXE = 1) or disables (TONEXE = 0) tone to the XIA DAC while in tone transmit mode (TTONEE = 1).

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 3-1. Interface Memory Bit Definitions (Cont'd)**

Mnemonic	Location	Default	Name/Description															
TTONEE	0E:7	0	<b>Tone Transmit Enable.</b> In speakerphone mode, control bit TTONEE enables (TTONEE = 1) or disables (TTONEE = 0) tone transmit mode. Depending upon the status of TONEIE and TONEXE, the corresponding voice channel will be muted for the whole period of the tone transmit mode. TTONEE must be reset in order to re-activate voice channel.															
TRIG	0A:6-7	0	<p><b>Interrupt Triggering.</b> These two bits select how the programmable interrupt is to occur if this interrupt is enabled (PIE bit = 1). The host has the option to be continuously interrupted whenever the interrupt condition is true (DC level triggered), to be interrupted only when the interrupt condition transitions from false to true (positive edge triggered), to be interrupted only when the interrupt condition transitions from true to false (negative edge triggered), or to be interrupted when the interrupt condition transitions from false to true or from true to false (edge triggered):</p> <table style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Bit 7</th> <th style="text-align: center;">Bit 6</th> <th style="text-align: left;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td>DC Level Triggered</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td>Positive Edge Triggered</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td>Negative Edge Triggered</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td>Edge Triggered</td> </tr> </tbody> </table>	Bit 7	Bit 6	Description	0	0	DC Level Triggered	0	1	Positive Edge Triggered	1	0	Negative Edge Triggered	1	1	Edge Triggered
Bit 7	Bit 6	Description																
0	0	DC Level Triggered																
0	1	Positive Edge Triggered																
1	0	Negative Edge Triggered																
1	1	Edge Triggered																
TXSQ	14:7	0	<b>Transmitter Squelch.</b> When control bit TXSQ is set, the transmitter analog output is squelched (forced to zero). All other transmitter functions continue as normal. When TXSQ is reset, the transmitter output functions normally. (V.23)															
UE	08:3	0	<b>Underrun Error (Parallel Mode).</b> If the host does not load in a new byte of data within X bit times of the modem setting bit TDBE, an underrun condition occurs and UE is set by the modem. The actual number of bit times depends upon the number of stop bits and word size selected. (V.23) The modem will reset UE whenever it sets TDBE.															
V23HDX	15:0	0	<b>V.23 Half Duplex.</b> When control bit V23HDX is set, the modem operates in V.23/1200 half duplex. The transmitter and receiver must be set to the same V.23 configuration, 1200 bps (CONF = 24h). Carrier is under RTS control. The RTS-CTS delay is adjustable in DSP RAM. ANS should also be set to zero.															
VOLDWN	0E:5	0	<b>Volume Down.</b> In speakerphone, Voice Codec and Audio Codec modes, the volume control to the XIA DAC is decreased by 2 dB each time the VOLDWN bit is set. The VOLDWN bit is automatically reset by the modem.															
VOLUP	0E:6	0	<b>Volume Up.</b> In speakerphone, Voice Codec and Audio Codec modes, the volume control to the XIA DAC is increased by 2 dB each time control bit VOLUP is set. The VOLUP bit is automatically reset by the modem.															
VOVUN	17:0	0	<b>Voice Overrun or Underrun.</b> In voice/audio codec mode, status bit VOVUN is set when the host fails to access the DBUFF input or output before new data is needed or available. VOVUN is reset when the voice/audio coder/decoder data buffer is available for proper data transfer. An overrun condition in the voice/audio coder suspends recording of new samples until the host reads DBUFF. An underrun condition in the voice/audio decoder suspends playback of data until the host writes DBUFF input.															
VOX	17:3	0	<b>Voice Detected.</b> In voice/audio codec mode, status bit VOX is set when the voice/audio coder is detecting voice/audio and is reset when the voice/audio coder is not detecting voice/audio.															
VOXREC	1A:3	0	<b>Voice Activated Recording.</b> In voice/audio codec mode, when control bit VOXREC is a 1 and CDEN is a 1, message encoding is delayed until status bit VOX is set (thus eliminating encoding of beginning message silence). Voice activated recording provides maximum RAM storage efficiency. When VOXREC is a 0, message encoding is not delayed.															

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 3-1. Interface Memory Bit Definitions (Cont'd)**

Mnemonic	Location	Default	Name/Description															
WDSZ	14:0,1	--	<p><b>Data Word Size (Parallel Mode).</b> In V.23 mode, the WDSZ bits set the number of data bits per character as follows:</p> <table style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">Bit 1</th> <th style="text-align: center;">Bit 0</th> <th style="text-align: center;">Data Bits/Character</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td style="text-align: center;">5</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td style="text-align: center;">6</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td style="text-align: center;">7</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">8</td> </tr> </tbody> </table>	Bit 1	Bit 0	Data Bits/Character	0	0	5	0	1	6	1	0	7	1	1	8
Bit 1	Bit 0	Data Bits/Character																
0	0	5																
0	1	6																
1	0	7																
1	1	8																
WRT1	05:1	0	<p><b>RAM Write 1.</b> When control bit WRT1 is a 1 and ACC1 is a 1, the modem writes the data from the Y RAM Data 1 registers into its internal RAM at the location addressed by AREX1, ADD1, and CR1. (When the most significant bit of ADD1 is a 0, the write is performed to the X RAM location; when a 1, the write is to the Y RAM location.) When WRT1 is a 0 and ACC1 is set to a 1, the modem reads data from its internal RAM from the locations addressed by AREX1, ADD1, and CR1, and stores the data into the X RAM Data 1 registers and Y RAM Data 1 registers, respectively.</p>															
WRT2	15:1	0	<p><b>RAM Write 2.</b> When control bit WRT2 is a 1 and ACC2 is a 1, the modem writes the data from the Y RAM Data 2 registers into its internal RAM at the location addressed by AREX2, ADD2, and CR2. (When the most significant bit of ADD2 is a 0, the write is performed to the X RAM location; when a 1, the write is to the Y RAM location.) When WRT2 is a 0 and ACC2 is a 1, the modem reads data from its internal RAM from the locations addressed by AREX2, ADD2, and CR2, and stores the data into the X RAM Data 2 registers and Y RAM Data 2 registers, respectively.</p>															
XDAL1	02:0-7	–	<p><b>X RAM Data 1 LSB.</b> XDAL1 is the LSB of the 16-bit X RAM 1 data word used in reading X RAM locations.</p>															
XDAL2	12:0-7	–	<p><b>X RAM Data 2 LSB.</b> XDAL2 is the LSB of the 16-bit X RAM 2 data word used in reading X RAM locations.</p>															
XDAM1	03:0-7	–	<p><b>X RAM Data 1 MSB.</b> XDAM1 is the most significant byte of the 16-bit X RAM 1 data word used in reading X RAM locations.</p>															
XDAM2	13:0-7	–	<p><b>X RAM Data 2 MSB.</b> XDAM2 is the most significant byte of the 16-bit X RAM 2 data word used in reading X RAM locations.</p>															
YDAL1	00:0-7	–	<p><b>Y RAM Data 1 LSB.</b> YDAL1 is the LSB of the 16-bit Y RAM 1 data word used in reading Y RAM locations, or writing X or Y RAM locations in the modem.</p>															
YDAL2	10:0-7	–	<p><b>Y RAM Data 2 LSB.</b> YDAL2 is the LSB of the 16-bit Y RAM 2 data word used in reading Y RAM locations, or writing X or Y RAM locations in the modem.</p>															
YDAM1	01:0-7	–	<p><b>Y RAM Data 1 MSB.</b> YDAM1 is the MSB of the 16-bit Y RAM 1 data word used in reading Y RAM locations, or writing X or Y RAM locations in the modem.</p>															
YDAM2	11:0-7	–	<p><b>Y RAM Data 2 MSB.</b> YDAM2 is the MSB of the 16-bit Y RAM 2 data word used in reading Y RAM locations, or writing X or Y RAM locations in the modem.</p>															
ZEROC	09:4	0	<p><b>Zero Clamp.</b> In HDLC mode, when control bit ZEROC is a 1 and ABIDL is a 1, the modem will transmit continuous zeros. When ZEROC is a 0 and ABIDL is a 1, the modem will transmit continuous ones. If ABIDL is a 0, ZEROC is disabled.</p>															

## 3.2 SOFTWARE INTERFACE CONSIDERATIONS

### 3.2.1 Parallel Data Transfer

Register 10 in the interface memory is the Data Buffer (DBUFF). The modem and host synchronize parallel data transfer by observing the state of the Buffer 2 Available bit, B2A (1E:3). RAM Access 2 is not available when the modem is in parallel data mode.

#### Receiving Parallel Data

In the parallel data mode (PDM = 1), the modem writes to register DBUFF every eight bit times. The modem sets the B2A bit when received data is available. The host resets the B2A bit by reading DBUFF. After the modem sets B2A, the host must respond within eight bit times or else the modem writes over register DBUFF.

While receiving, if the energy drops below the turn-off threshold for a sufficient period of time, the modem writes the last bits of received data to register DBUFF before terminating the receive process.

The modem writes the first bit of received data to the least significant bit of register DBUFF, and writes the last bit of received data to the most significant bit of register DBUFF.

#### Transmitting Parallel Data

The modem reads register DBUFF every eight bit times when transmitting. The modem sets the B2A bit when requesting transmit data. The host resets the B2A bit by writing to DBUFF. After the modem sets B2A, the host must respond within eight bit times or else the modem retransmits the data in register DBUFF.

If RTSP bit is reset, or SETUP bit is set while transmitting, the modem sends all of the data previously read from register DBUFF before terminating the transmit process.

The modem transmits the least significant bit of register DBUFF first, and transmits the most significant bit of register DBUFF last.

The flowchart shown in Figure 3-2 may be used for parallel data transfer.

### 3.2.2 Programmable Interrupt Feature

The interface memory interrupt feature enables the host to select an interrupt to occur on any combination of bits within an interface memory register. This feature is not available in Full-Duplex Speakerphone mode (CONF = 91h).

#### Programmable Interrupt Bits


The programmable interrupt routine runs at the sample rate in all transmit and receive modes if PIDR is a 0. The programmable interrupt can run at the data rate in high speed and FSK modes if PIDR is a 1. If the host sets the Programmable Interrupt Enable bit, PIE (1F:4), the modem sets the Programmable Interrupt Active bit, IIA (1F:7), and  $\sim$ IRQ1 goes low when the interrupt condition is true. The Programmable Interrupt Request bit, PIREQ (1F:3), is set by the modem whenever the interrupt condition is true. The host must reset PIREQ after servicing the interrupt since the modem is unable to reset this bit.

An interrupt may occur only within a single interface memory register based upon any combination of bits. For example, the host may select register 09h and generate an interrupt whenever bits 09:7, 09:4, and/or 09:3 are set, but may not select bits 08:7 and 09:2 to generate an interrupt. The register is selected by specifying the Interrupt Address, ITADRS (0A:0-4). (See ITADRS in Table 3-1.)

The Interrupt Bit Mask register, ITBMSK (0B:0-7), selects the bits to be tested in the interface memory register specified by ITADRS. For example, if ITBMSK is equal to FFh, all the bits are selected; if ITBMSK is equal to 0Fh, the four least significant bits are selected.

#### Programmable Interrupt Operating Modes

There are two operating modes (AND or OR) with each mode having four trigger options. The ANDOR bit selects the operating mode. The TRIG bits (0A:6-7) select the triggering option. (See ANDOR and TRIG bits in Table 3-1).



1070F3-2

Figure 3-2. Parallel Data Transfer Routine

### 3.2.3 8-Bit Audio Mode Operation

The 8-bit Audio Mode operates when CONF = 82h.

#### Tone Detectors

All tone detectors are functional in this mode.

#### 8-Bit Audio Mode Transmitter

This mode allows the transmission of 8-bit audio messages.

8-bit Audio Mode transmitter operates when CONF = 82h and the RTSP bit is a 1. The host must also disable RAM Access 1 (i.e., reset ACC1 to a 0). DTMF detection is available.

The value in register 00 is sent to the D/A converter for transmission. The modem sets the B1A bit every sample time to indicate that the value in register 00 has been transmitted. B1A is reset when the host writes the next byte.

#### 8-Bit Audio Mode Receiver

This mode allows the recording of 8-bit audio messages.

8-bit Audio Mode receiver operates when CONF = 82h and the RTSP bit is a 0.

The host reads the A/D sample from register 00 using the DSP RAM Access Code No. 2 (Table 4-1). Reading the A/D sample simultaneously resets the B1A bit.

The slew rate is set to zero upon entering this configuration. After configuring the modem, the host must immediately write an AGC Slew Rate to DSP RAM. The AGC gain may be changed by writing to the AGC Gain Word and the maximum AGC gain may be changed by writing to the Receiver Sensitivity (MAXG). (See Section 4.2.)

### 3.2.4 16-Bit Audio Mode Operation

The 16-bit Audio Mode operates when CONF = 86h.

#### Tone Detectors

All tone detectors are functional in this mode.

#### 16-Bit Audio Mode Transmitter

This mode allows the transmission of high quality 16-bit audio messages.

16-bit Audio Mode transmitter operates when CONF = 86h and the RTSP bit is a 1. The host must also disable RAM Access 1 (i.e., reset ACC1 to a 0). DTMF detection is available.

The values in registers 01 (most significant byte) and 00 (least significant byte) are sent to the D/A converter for transmission. The modem sets the B1A bit every sample time to indicate that the values in registers 00 and 01 have been transmitted. B1A is reset when the host writes the least significant byte into register 00; therefore, it is recommended that the most significant byte first be written to register 01 followed by the least significant byte to register 00.

#### 16-Bit Audio Mode Receiver

This mode allows the recording of high quality 16-bit audio messages.

16-bit Audio Mode receiver operates when CONF = 86h and the RTSP bit is a 0.

The host reads the A/D sample from registers 01 (most significant byte) and 00 (least significant byte). B1A is reset when the host reads the least significant byte from register 00; therefore, it is recommended that the most significant byte first be read from register 01 followed by the least significant byte from register 00.

The slew rate is set to zero upon entering this configuration. After configuring the modem, the host must immediately write an AGC Slew Rate to DSP RAM. The AGC gain may be changed by writing to the AGC Gain Word and the maximum AGC gain may be changed by writing to the Receiver Sensitivity (MAXG). (See Section 4.2.)

## 3.2.5 DTMF Receiver

### Mode Selection and Description

Configuration code 21h enables the DTMF receiver to operate concurrently with the FSK receiver and the three tone detectors. Configuration codes 90h or 98h and 92h or 94h also enable the DTMF receiver to operate concurrently with the three tone detectors in the Voice Codec and Audio Codec modes. DTMF receiver operates in the Audio modes, configuration codes 82h and 86h, during audio playback.

The encoded DTMF receiver output is written into the four least significant bits of register 1C.

The modem sets the DTMF Signal Detected status bit, DTMFD (1C:4), to a 1 whenever a DTMF signal is successfully detected. The host must reset DTMFD after reading the register, otherwise, two or more successive detections of the same symbol may go unnoticed.

### Other DTMF Reception Status Bits

Other status bits have been included in register 1C to facilitate host DTMF detection, primarily when used with the programmable interrupt. The Early Detection bit, EDET (1C:7), may set to a 1 approximately 20 ms after signal energy is detected. Setting this bit informs the host that the received signal appears to be a DTMF signal, but the modem has not yet completed its processing.

The Dual Tone Detected bit, DTDET (1C:6), may set to a 1 approximately 11 ms following EDET setting. DTDET is set when the received signal satisfies all DTMF criteria except on-time, off-time, and cycle-time. At this time the encoded DTMF receiver output is made available to the host in the DTMF Output Word (1C:0-3). If DTDET is not set to a 1, then the received signal has failed one or more criteria, and consequently the modem resets EDET and resumes its search.

After the on-time criteria is satisfied, the modem sets the On-Time Satisfied bit, OTS (1C:5), to a 1. If the on-time is not satisfied, the modem resets bits EDET and DTDET and resumes its search. As soon as both the off-time and cycle-time are satisfied, DTMFD is set to a 1. If these times are not satisfied, then EDET, DTDET, and OTS are reset and the receiver resumes its search. Also following DTMFD setting, EDET, DTDET, and OTS are reset. The relationship between these status bits for a valid DTMF signal is illustrated in Figure 3-3.

If, after DTDET is set to a 1, the host resets DTDET before OTS sets to a 1, then the DTMF receiver is reset to its initial state except for the programmable DTMF parameters which retain their present values (see Section 4.2).

If, after OTS is set to a 1, the host resets OTS before DTMFD sets to a 1, then the DTMF receiver is reset to its initial state except for the programmable DTMF parameters which retain their present values (see Section 4.2).

See Table 13-1 for DTMF receiver performance characteristics.

Note: The DTMF copy bits (EDETC, DTDETC, OTSC, and DTMFDC in register 17) copy the corresponding actual DTMF status bits (EDET, DTDET, OTS, and DTMFD, respectively, in register 1C). The copy bits are located in the same register as the status bits for tone detection, ring detection, and Voice Mode status bits to facilitate programmable interrupt service. Clearing the DTMFD status bit will automatically clear the corresponding DTMFDC copy bit within one sample time.




Figure 3-3. DTMF Receiver Status Bit Timing

## 3.2.6 FSK 7E Flag Detector

The FSK 7E flag detector can be used to detect the presence of the energy produced by the T.30 FSK 7E flag preamble while the modem is configured in any high speed receiver mode except for V.27 ter short train. FSKFLS and FSK7E bits indicate the status of the detection process (see Table 3-1 for bits description). The detection process will always start after the modem enters its receiver idle mode and a waiting period of 8 bauds after FED turns on (Figure 3-4). The modem receiver normally enters the idle mode after any of the following events:


1. The host setting of SETUP bit.
2. After FED turns off with enough lapse time (about 30 ms in V.29) in data mode to return to the idle mode.
3. After the modem detects a significant gain hit in the data mode (RLSD on). The presence of an FSK signal when noise is above turn-on threshold will generate such a hit.

After the modem enters the idle mode, the modem will reset FSKFLS and FSK7E bits to a 0. If FED is on, then the modem will set FSKFLS to a 1 and start the detection process. After the completion of the detection process, if the FSK 7E signal is present the modem will set FSK7E bit to a 1 and reset the FSKFLS bit to a 0. The FSK7E bit will remain at this state until the modem enters the idle mode again or the host resets the bit to a 0.

The detector will not work properly if the modem is not allowed to complete the detection process, which lasts about 106.67 ms after FSKFLS goes to a 1.

In the event that the host sets the control bit TDIS to a 1 after the modem enters its idle mode, the modem will quickly enter the data mode after FED turns on and, hence, not allow enough time for the detector to complete its detection process. Therefore, the TDIS bit must be reset to a 0 to assure the proper function of the FSK 7E flag detector.

A simple example usage of the FSK 7E flag detector in a signal recognition algorithm is illustrated in Figure 9-26.



**Figure 3-4. FSK 7E Flag Detector Timing**

## 3.2.7 V.23 Mode Operation

The V.23 mode operates when CONF = 24h. DSP RAM Access 2 does not operate in this mode.

### V.23 Mode Transmitter and Receiver

In both V.23 Full-duplex and Half-duplex operation, the transmitter is activated by RTSn (low) or RTSP = 1. CTSn (low) and CTSP will respond as described in Table 1-1, and data may be then sent using the TXD pin (PDM = 0) or TBUFFER (PDM = 1). V.23 data received by the modem will be presented to the host at RXD (PDM = 0) or both DBUFF and RXD (PDM = 1).

During V.23 communication, the transmitter squelch (TXSQ), break send (BRKS), and Receive Compromise Equalizer (CEQ) may be activated at any time. All other changes to the V.23 configuration (e.g., word size, parity, stop bit selection, parallel data mode, half duplex mode) require the host to set the SETUP bit before any action is taken by the modem.

In serial mode (PDM = 0), start, stop, data length, and parity are all determined by the host during transmission, and all received start, stop, and parity bits are presented to the host at the RXD pin.

In parallel mode (PDM = 1), start, stop, data length, and parity selection is done via the modem interface memory. During transmission, the host need only provide data bits to the TBUFFER register, and the modem will add the requested start, stop, and parity bits. During reception, start and stop bits are always stripped by the modem. The parity bit is NOT, in general, stripped from the data by the modem, and remains with the data as the most significant bit, for backward compatibility with previous Rockwell products. In parallel mode, the modem senses overrun, underrun, framing, and parity errors.

Figure 3-5 shows how to setup various V.23 transmit and receive modes.

## 3.2.8 Caller ID Mode Operation

The Caller ID (V.23 Receive only) mode operates when CONF = 22h.

### New Control Bits

Due to the additional capabilities of V.23 equipped modems, Caller ID mode operates slightly differently than in the RFX96V24 and RFX96V24-S modems.

The Receive Compromise Equalizer included in V.23 mode also functions in Caller ID mode. It may be enabled at any time during Caller ID reception by setting CEQ to a 1.

The V.23 control bits ANS (Answer) and V23HDX must be set to zero in Caller ID mode.

With these exceptions, Caller ID mode functions as described in Section 10.

Figure 3-6 shows the Caller ID setup.




Figure 3-5. V.23 Modes Setup Procedure




Figure 3-6. Caller ID Mode Setup Procedure

### 3.2.9 High Speed Timing

Several status bits in the DSP interface memory are useful to the host for monitoring various receiver conditions. These bits are significant during training and data reception/transmission. Figure 3-7 illustrates the timing relationships between these bits. Table 3-2 lists the timing values.

Table 3-2. High Speed Status Bit Timing

Mode	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11**	T13	Units
V.33 & V.17 Long	187.5	20.0	106.7	1240	26.7	20.0	6.3	4.2	10.9	13	20	40	ms
V.33 & V.17 Short	187.5	20.0	106.7	15.8	0*	20.0	4.6	4.2	10.9	13	20	40	ms
V.29 Long	187.5	20.0	53.3	160	0	20.0	6.3	4.2	4.2	5	20	34	ms
V.29 Short	187.5	20.0	41.7	25.8	0	7.5	4.6	4.2	4.2	5	20	34	ms
V.27 ter, 4800 Long	187.5	20.0	31.2	671	0	5.0	9.4	6.3	6.3	7	20	19	ms
V.27 ter, 4800 Short	187.5	20.0	8.8	36.3	0	5.0	3.1	6.3	6.3	7	20	19	ms
V.27 ter, 2400 Long	187.5	20.0	41.6	895	0	6.6	12.5	8.3	8.3	10	20	24	ms
V.27 ter, 2400 Short	187.5	20.0	11.7	48.3	0	6.6	4.2	8.3	8.3	10	20	24	ms

Notes:

\* SHPR = 0; T5 = 26.5 ms for SHPR = 1.

\*\* 140 ms if SQEXT = 1.

\*\*\* In parallel mode data mode with HDLC bit off, turning ~RTS off immediately after loading the last byte (see Section 3.2.1): T12 = 8 bit times.

In parallel mode data mode with HDLC bit on, turning ~RTS off immediately after loading the last byte (see Section 5): T12 = 32 bit times.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide




Figure 3-7. High Speed Mode Status Bit Timing




Figure 3-7. High Speed Mode Status Bit Timing (Cont'd)

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

## 3.2.10 Power-On/Reset DSP Test Mode and Crystal Selection

After Power-on or Reset, the modem enters into a test mode and calculates checksums on ROM, RAM and multiplier sections. The results of the checksums and ASCII values corresponding to the DSP device part number and code revision letter are written to the interface memory registers 10h through 19h approximately 20 milliseconds after Power-on/Reset signal goes off (see Table 3-3). The contents will remain in these registers for about 4 ms or until register 10 is read by the host.

**Table 3-3. Power-On Reset Self-Test Values**

Contents	Register (Hex)	Value (Hex)
Multiplier checksum upper word	19	46
Multiplier checksum lower word	18	EE
RAM checksum upper word	17	A0
RAM checksum lower word	16	86
ROM checksum upper word	15	36
ROM checksum lower word	14	37
DSP device upper number ASCII "0"	13	30
DSP device lower word ASCII "2"	12	32
ASCII value for " " (space)	11	20
DSP device code revision number (example = "A")	10	41

To choose the 53.760 MHz crystal, bit (01:6) must be set within 4 ms after the self test results are written to the interface memory registers and before the contents of register 10 are read. If no action is taken, the default 49.920 MHz crystal is selected.

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

This page is intentionally blank.

## 4. DSP RAM ACCESS

The DSP contains 16-bit words of random access memory (RAM). Because the DSP is optimized for performing complex arithmetic, the RAM is organized into real (X RAM) and imaginary (Y RAM) parts. The host processor can read or write both the X RAM and the Y RAM. The DSP also contains a single bank RAM (SBADxy) which the host can read or write.

### 4.1 INTERFACE MEMORY ACCESS TO DSP RAM

DSP interface memory is an intermediary during data exchanges between the host and DSP RAM. The address stored in interface memory RAM address registers by the host determines the DSP RAM address for data access.

The 16-bit words are transferred between DSP RAM and DSP interface memory either at the baud rate or at the sample rate as selected by the BR1 and BR2 bits. The baud rate is determined by the selected configuration, but the sample rate is fixed at 9600 Hz (8000 Hz in voice and speakerphone modes).

Two RAM Access bits in the DSP interface memory tell the DSP to access the X RAM and/or Y RAM. The transfer is initiated by the host setting the ACC1 and/or the ACC2 bit(s). The DSP tests these bits each baud, data, or sample period, except in voice, or tone mode, where these bits are always tested at the sample period.

#### 4.1.1 Host Programmable Data

The DSP RAM access functions, codes, and registers are identified in Table 4-1 (X RAM and/or Y RAM) and Table 4-2 (SBRAM).

#### 4.1.2 Host DSP RAM Read and Write Procedures

The modem main RAM has four RAM banks: Data RAM Real, Data RAM Imaginary, Coefficient RAM Real, and Coefficient RAM Imaginary. The designation (x = 1, 2) indicates x may be replaced by either 1 or 2, with 1 and 2 referring to RAM Access 1 and RAM Access 2, respectively.

To access the main RAM, write the desired RAM access code into ADDx and AREXx (x = 1, 2). Bits 0 through 6 and AREXx (x = 1, 2) of the access code specify the RAM location and bit 7 of the access code specifies a real (0) or imaginary (1) RAM location. The CRx (x = 1, 2) bit controls whether the coefficient RAM (1) or data RAM (0) is accessed.

To access single bank RAM access, write the address to SBADxM and SBADxL and set the SBRAMx bit.

#### 4.1.3 DSP RAM Read Procedure

The DSP RAM read procedure is a 32-bit transfer from DSP RAM to the interface memory which transfers both the X RAM and Y RAM simultaneously (Figure 4-1).

1. Before reading from the DSP, reset ACC1 and/or ACC2 to a 0, then read YDAL1 to reset B1A and/or YDAL2 to reset B2A.
2. Reset WRT1 and/or WRT2 to a 0 to inform the DSP that a RAM read will occur when ACC1 and/or ACC2 is set to a 1.
3. For main RAM access, write the RAM address into ADD1 and AREX1 and/or ADD2 and AREX2, reset SBRAMx, then set CR1 and IO1, and/or CR2 and IO2 to chosen values. For single bank RAM access, write the address to SBADxM and SBADxL and set the SBRAMx bit.
4. Set ACC1 and/or ACC2 to a 1 to signal the DSP to perform the RAM read.
5. The DSP sets B1A and/or B2A after transferring the contents of RAM into the interface memory registers.
6. If B1I1E and/or B2I1E is a 1, the DSP asserts  $\sim$ IRQ1 and sets B1IA and/or B2IA to a 1 to inform the host that setting of B1A and/or B2A is the cause.
7. If B1I2E and/or B2I2E is a 1, the DSP asserts  $\sim$ IRQ2 when B1A and/or B2A is a 1. B1I2E and B2I2E have no effect on B1IA and B2IA, respectively.
8. Read XDAM1, XDAL1, YDAM1, and YDAL1; and/or XDAM2, XDAL2, YDAM2, and YDAL2; in this order. Note that reading YDAL1 clears B1IA and/or YDAL2 clears B2IA, which causes  $\sim$ IRQ1 to return high if no other interrupt requests are pending.
9.  $\sim$ IRQ2 returns high only when B1A and/or B2A are reset to 0.

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

### 4.1.4 DSP RAM Write Procedure

The RAM write procedure is a 16-bit transfer from interface memory to DSP RAM allowing the transfer of X RAM data or Y RAM data to occur each baud data, or sample time (Figure 4-1).

1. Before writing to DSP interface memory, reset ACC1 and/or ACC2 to a 0; then read YDAL1 and/or YDAL2 to reset B1A and/or B2A, respectively.
2. For main RAM access, write the RAM address into ADD1 and AREX1 and/or ADD2 and AREX2, reset SBRAMx, then set CR1 and IO1 and/or CR2, and IO2 to the chosen values. For single bank RAM access, write the address to SBADxM and SBADxL and set the SBRAMx bit.
3. Set WRT1 and/or WRT2 to a 1 to inform the DSP that a RAM write will occur when ACC1 and/or ACC2 is set to a 1.
4. Write the desired data into the interface memory RAM Data registers YDAL1 and YDAM1 and/or YDAL2 and YDAM2.
5. Set ACC1 and/or ACC2 to a 1 to signal the DSP to perform the RAM write.
6. The DSP sets B1A and/or B2A after transferring the contents of the interface memory registers into RAM.
7. If B1I1E or B2I1E is a 1,  $\sim$ IRQ1 is also asserted and B1IA and/or B2IA is set to a 1 when B1A and/or B2A is set to a 1 by the DSP.
8. If B1I2E and/or B2I2E is a 1, the DSP asserts  $\sim$ IRQ2 when B1A and/or B2A is a 1. B1I2E and B2I2E have no effect on B1IA and B2IA, respectively.
9. Clear B1IA and/or B2IA by writing into YDAL1 and/or YDAL2, which causes  $\sim$ IRQ1 to return high if no other interrupt requests are pending.
10.  $\sim$ IRQ2 returns high only when B1A and/or B2A are reset to 0.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 4-1. Modem DSP RAM Access Codes**

No. <sup>1</sup>	Function	SBRAMx	BRx	CRx	IOx	AREXx	ADDx	Read Reg. No. <sup>4</sup>
1a	Received Signal Sample (Pre-AGC)	0	0	1	0	0	55	2,3
1b	Received Signal Sample (Post-AGC)	0	0	0	0	0	15	2,3
2	Received Signal Sample - 8-bit Audio Mode (Post-AGC)	0	0	0	0	0	A0	0
3	Average Energy	0	0	0	0	0	14	2,3
4	AGC Gain Word	0	0	1	0	0	15	2,3
5	AGC Slew Rate Word	0	0	0	0	0	95	0,1
6	I/A Tone 1 Frequency	0	0	1	0	0	21	2,3
	X/A Tone 1 Frequency	0	0	1	0	0	1A	2,3
7	I/A Tone 1 Transmit Output Level	0	0	0	0	0	22	2,3
	X/A Tone 1 Transmit Output Level	0	0	0	0	0	1B	2,3
8	I/A Tone 2 Frequency	0	0	1	0	0	22	2,3
	X/A Tone 2 Frequency	0	0	1	0	0	1B	2,3
9	I/A Tone 2 Transmit Output Level	0	0	0	0	0	23	2,3
	X/A Tone 2 Transmit Output Level	0	0	0	0	0	1C	2,3
10	Transmit Output Level/Scaling	0	0	0	0	0	21	2,3
11	Equalizer Tap Coefficients	0	1	1	0	1	50 - 7F	0,1,2,3
12	Rotated Equalizer Output, Eye Pattern	0	1	1	0	0	17	0,1,2,3
13	Decision Points, Ideal	0	1	0	0	0	17	0,1,2,3
14	Error Vector	0	1	1	0	0	1D	0,1,2,3
15	Rotation Angle	0	1	1	0	0	8C	0,1
16	Frequency Correction	0	1	1	0	0	18	2,3
17	Eye Quality Monitor (EQM), Hard Decision	0	1	1	0	0	0D	2,3
18	Eye Quality Monitor (EQM), TCM Min. Metric <sup>3</sup>	0	1	1	0	0	B8	0,1
19	RLSD Turn-on Threshold	0	0	1	0	0	37	2,3
20	RLSD Turn-off Threshold	0	0	1	0	0	B7	0,1
21	Receiver Sensitivity, MAXG	0	0	1	0	0	24	2,3
29	Minimum On Time (DTMF)	0	0	1	0	0	1F	2,3
30	Minimum Off Time (DTMF)	0	0	0	0	0	1F	2,3
31	Minimum Cycle Time (DTMF)	0	0	0	0	0	9F	0,1
32	Maximum Dropout Time (DTMF)	0	0	1	0	0	9F	0,1
33	Maximum Speech Energy (DTMF)	0	0	1	0	0	1E	2,3
34	Frequency Deviation, Low Group (DTMF)	0	0	0	0	0	1D	2,3
35	Frequency Deviation, High Group (DTMF)	0	0	1	0	0	1D	2,3
36	Negative Twist Control (DTMF)	0	0	0	0	0	1E	2,3
37	Positive Twist Control (DTMF)	0	0	0	0	0	9E	0,1
38	Maximum Energy Hit Time (DTMF)	0	0	1	0	0	A3	0,1
39	Number of Additional Flags, NFLAG (HDLC)	0	0	1	0	0	85	0,1
40	Transmitter Rate Sequence Pattern <sup>3</sup>	0	0	0	0	0	6B	2,3
41	Receiver Rate Sequence Pattern <sup>3</sup>	0	0	1	0	0	9A	0,1
42	FR1 Tone Detector Coefficients	0	0	1	0	0	25-2A	2,3
	FR1 Tone Detector Coefficients	0	0	1	0	0	A5-AA	0,1
43	FR2 Tone Detector Coefficients	0	0	1	0	0	2B-30	2,3
	FR2 Tone Detector Coefficients	0	0	1	0	0	AB-B0	0,1
44	FR3 Tone Detector Coefficients	0	0	1	0	0	31-36	2,3
	FR3 Tone Detector Coefficients	0	0	1	0	0	B1-B6	0,1
47	Tone Detector Threshold	0	0	0	0	0	9D	0,1
48	Maximum Samples per Ring Frequency Period	0	0	0	0	0	53	2,3
49	Minimum Samples per Ring Frequency Period	0	0	0	0	0	52	2,3
50	Sleep Mode Enable	0	0	0	1	0	3E	0,1
51	V.23 Receive Compromise Equalizer Taps	0	0	1	0	1	18-4F	2,3
52	V.23 RTS to CTS Turn Off Transition Time	0	0	1	0	1	DD	0,1
53	V.23 RTS to CTS Turn On Transition Time	0	0	1	0	1	DE	0,1
54	V.23 Number of Bits (Caller ID only)	0	0	1	0	1	EB	0,1

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 4-1. Modem DSP RAM Access Codes (Cont'd)**

No. <sup>1</sup>	Function	SBRAMx	BRx	CRx	IOx	AREXx	ADDx	Read Reg. No. <sup>4</sup>
55	Voice/Audio VOX Turn-On Threshold	0	0	1	0	0	57	2,3
56	Voice/Audio VOX Turn-Off Threshold	0	0	1	0	0	D7	0,1
57	Voice/Audio VOX A0 Filter Coefficient	0	0	1	0	0	D6	0,1
58	Voice/Audio VOX A1 Filter Coefficient	0	0	1	0	0	56	2,3
59	Voice/Audio Energy AGC Reference Level	0	0	0	0	0	9A	0,1
60	Voice/Audio Energy AGC Slew Rate	0	0	1	0	0	1A	2,3
61	Voice/Audio Energy AGC Gain Adaptation Threshold	0	0	0	0	0	1A	2,3
62	Voice/Audio Energy AGC Maximum Gain	0	0	0	0	0	9B	0,1
63	Voice/Audio Energy AGC Gain Word	0	0	1	0	0	1B	2,3
64	Voice/Audio Classifier AGC Maximum Gain	0	0	1	0	0	0B	2,3
65	Voice/Audio Classifier AGC Reference Level	0	0	1	0	0	84	0,1
66	Voice Codec Mode Data Transfer Interrupt Interval	0	0	1	0	0	03	2,3
67	Voice/Audio Decoder Volume Range	0	0	1	0	0	97	0,1
68	Room Monitor Volume Control	0	0	1	0	0	85	0,1
69	Speaker Volume Control (SPKR output pin)	0	0	0	1	0	1C	0,1
70	Speakerphone Transmit Speech Active	0	0	0	1	0	1E	0:7
71	Speakerphone Receive Speech Active	0	0	0	1	0	1E	0:6

**Notes:**

1. Parameter numbers refer to corresponding numbers in Section 4.
2. For all accesses, DRx = 0.
3. RFX144 models only.
4. Read Reg. No. column only shows the registers to use when x = 1. When x = 2, the Read Reg. No. column value must be added to 10h.

**Table 4-2. Modem DSP RAM Access Codes - SBRAM**

No. <sup>1</sup>	Function	SBRAMx	BRx	CRx	IOx	AREXx	SBADxM	SBADxL	Read Reg. No. <sup>3</sup>
72	Speakerphone Line Echo Suppressor	1	0	0	0	0	04	25	0,1
73	Speakerphone Transmit AGC Reference Level	1	0	0	0	0	04	36	0,1
74	Speakerphone Transmit AGC Slew Rate	1	0	0	0	0	04	47	0,1
75	Speakerphone Receive AGC Reference Level	1	0	0	0	0	04	51	0,1
76	Speakerphone Receive AGC Slew Rate	1	0	0	0	0	04	62	0,1
77	Speakerphone Transmit Speech Hangover	1	0	0	0	0	04	79	0,1
78	Speakerphone Receive Speech Hangover	1	0	0	0	0	04	88	0,1
79	Speakerphone Volume Range	1	0	0	0	0	04	18	0,1
80	Speakerphone Line Volume Control	1	0	0	0	0	04	27	0,1

**Notes:**

1. Parameter numbers refer to corresponding numbers in Section 4
2. For all accesses, DRx = 0.
3. Read Reg. No. column only shows the registers to use when x = 1. When x = 2, the Read Reg. No. column value must be added to 10h.




Figure 4-1. Host Flowchart - RAM Data Read and RAM Data Write

## 4.2 DIAGNOSTIC DATA SCALING

### No. 1a Received Signal Sample (Pre-AGC) = A/D Sample Word

Format: 16 bits, signed, twos complement

Equation:  $V_{INT} \text{ (Volts)} = [(A/D \text{ Sample Word} \times V_{MAX}/32768) + 2.5V]$

Where:  $V_{MAX} = 1.0V$  @ 9600 Hz sample rate

$V_{MAX} = 0.85$  @ 8000 Hz sample rate

$V_{EXT}$  is the input to the IA

$V_{INT}$  is the output of the IA and input to the DSP.

### No. 1b Received Signal Sample (Post-AGC) = A/D Sample Word

Format: 16 bits, signed, twos complement

Equation:  $V_{INT} \text{ (Volts)} = [(A/D \text{ Sample Word} \times V_{MAX}/32768) + 2.5V]$

$V_{EXT} = V_{INT}/\text{LOG}_{10}^{-1} [\text{AGC Gain (dB)}/20]$

Where:  $V_{MAX} = 1.0V$  @ 9600 Hz sample rate

$V_{MAX} = 0.85$  @ 8000 Hz sample rate

$V_{EXT}$  is the input to the IA

$V_{INT}$  is the output of the IA and input to the DSP.

### No. 2 Received Signal Sample - 8-bit Audio Mode (Post-AGC) = A/D Sample Word

Format: 8 bits, signed, twos complement

Equation:  $V_{INT} \text{ (Volts)} = [(A/D \text{ Sample Word})8] \times (0.85/128) + 2.5V]$

$V_{EXT} = V_{INT}/\text{LOG}_{10}^{-1} [\text{AGC Gain (dB)}/20]$

Where:  $V_{EXT}$  is the input to the IA

$V_{INT}$  is the output of the IA and input to the DSP.

### No. 3 Average Power

Format: 16-bits, positive, twos complement

Equation:  $\text{Post-AGC Average Power (dBm)} = 10 \text{ Log } [(A/D \text{ Sample Word})h/889h]$

$\text{Pre-AGC Average Power (dBm)} = \text{Post-AGC Avg. Power in dBm} - \text{AGC gain in dB}$

Typical Value: 0889h

### No. 4 AGC Gain

Format: 16-bits, unsigned

Equation:  $\text{AGC Gain (dB)} = 50 [1 - (A/D \text{ Sample Word})h/32768]$

### No. 5 AGC Slew Rate

Format: 16 bits, positive, twos complement

The AGC Slew Rate can be approximated by the following equation.

Equation:  $\text{AGC Slew Rate} = [19968/(\text{Sample rate} \times \text{AGC gain fall time constant in seconds})]h$

**Note:** AGC gain tracks the input signal with an exponential function with respect to time, and its fall time is approximately 5 times faster than its rise time. The above equation was determined based upon a 40 dB change in input signal.

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

### No. 6a IIA Tone 1 Frequency

### No. 6b XIA Tone 1 Frequency

### No. 8a IIA Tone 2 Frequency

### No. 8b XIA Tone 2 Frequency

Format: 16 bits, unsigned

Equation:  $N = 6.8267 \times \text{Frequency (in Hz)}$  for 9600 Hz sampling rate

$N = 8.192 \times \text{Frequency (in Hz)}$  for 8000 Hz sampling rate

Convert N to hexadecimal then store in RAM.

### No. 7a IIA Tone 1 Transmit Output Level

### No. 7b XIA Tone 1 Transmit Output Level

### No. 9a IIA Tone 2 Transmit Output Level

### No. 9b XIA Tone 2 Transmit Output Level

Format: 16-bits, positive, twos complement

Calculate the transmit output level (power) of each tone independently by using the equation for Transmit Output Level (No. 10).

Total power transmitted in tone configuration is the result of both tone 1 power and tone 2 power.

### No. 10 Transmit Output Level (Ps)

Format: 16-bits, positive, twos complement

Equation:  $\text{Transmit Output Level (Ps)} = 18426 [10^{(Po/20)}]$

Where:  $P_o$  = output power in dBm with a 600 ohm load termination.

$P_s$  = output power in dBm with a series 600 ohm resistor into a 600 ohm load ( $P_s = P_o - 6$ ).

Convert Transmit Output Level to hexadecimal and store in RAM.

Default Value: 7FFFh

**Note:** For the modem interface circuits shown in Figure 14-1, the maximum transmit output level ( $P_s$ ) is -1 dBm at TXA.

### No. 11 Equalizer Tap Coefficients

Access codes 50h through 7Fh represent 48 complex taps.

The equalizer tap coefficients can be useful for restoring modem operation after loss of equalization without requesting a training sequence from the transmitter. Since the equalizer tap coefficients are complex numbers, they require two write operations per tap, one for the real part and one for the imaginary part. When writing the imaginary part, the access codes 50h through 7Fh must be changed to D0h through FFh. When writing the real part, or when reading the complex number, the access codes 50h through 7Fh are correct.

Format: 16 bits, signed, twos complement, real

16 bits, signed, twos complement, imaginary

### No. 12 Rotated Equalizer Output (Eye Pattern)

### No. 13 Decision Points (Ideal)


Format: 16 bits, signed, twos complement, real

16 bits, signed, twos complement, imaginary

**No. 14 Error Vector**

Represents the difference between the received point (P2) and the nearest ideal point (P1).

Format: 16 bits, signed, twos complement, real  
 16 bits, signed, twos complement, imaginary



**Error Vector Maximum Values**

Configuration	Bit Rate	Registers 3 and 2 Real Error (Re)	Registers 1 and 0 Imaginary Error (Im)	Magnitude $\sqrt{(Re^2 + Im^2)}$
V.29	9600	<0C00h	<0C00h	<0E66h
V.29	9200	<2400h	<2400h	<1AD4h
V.29	4800	<1C00h	<1C00h	<1C00h
V.27 ter	4800	<1C00h	<1C00h	<1C00h
V.27 ter	2400	<1C00h	<1C00h	<1C00h

## No. 15 Rotation Angle

Represents instantaneous correction for phase and frequency errors.

Format: 16-bits, twos complement

Equation:  $\text{Rotation Angle (degrees)} = [(\text{Rotation Angle Word})_{\text{h}}/10000_{\text{h}}] \times 180$

## No. 16 Frequency Correction

Represents component of rotation angle caused by frequency error.

Format: 16 bits, twos complement

Equation:  $\text{Frequency Correction (Hz)} = [(\text{Freq. Correction Word})_{\text{h}}/10000_{\text{h}}] \times \text{Baud in Hz}$

Range: FC00h to 0400h representing  $\pm 37.5$  Hz

## No. 17 Eye Quality Monitor (EQM) Hard Decision

Equals the filtered squared magnitude of the error vector. Proportionality to bit error rate is determined by particular application. Stabilizes in approximately 700 baud times from ~RLSD going active.

Format: 16 bits, positive, twos complement

## No. 18 Eye Quality Monitor (EQM) TCM Minimum Metric (RFX144 models)

Equals the filtered squared magnitude of the path length for TCM modes. Stabilizes in approximately 1200 baud times from ~RLSD going active.

Format: 16 bits, positive, twos complement

## No. 19 RLSD Turn-On Threshold

## No. 20 RLSD Turn-Off Threshold

## No. 21 Receiver Sensitivity (MAXG)

Three parameters can be programmed by the host to control the RLSD turn-on and turn-off thresholds: (1) Post-AGC Turn-on Threshold, (2) Post-AGC Turn-off Threshold, and (3) Receiver Sensitivity (MAXG) - AGC Gain Word Limit.

Format: 16 bits, positive, twos complement

Equation:  $\text{RLSD Turn-on Threshold} = 2185 (10 (\text{TON} + 50 - [(\text{MAXG}/64)0.098])/10)$

$\text{RLSD Turn-off Threshold} = 2185 (10(\text{TOFF} + 50 - [(\text{MAXG}/64)0.098])/10)$

$\text{Receiver Sensitivity (MAXG)} = 655.36 [50 - \text{Gain Limit (dB)}]$

Where: TON is the turn-on threshold in dBm.

TOFF is the turn-off threshold in dBm.

MAXG is programmable in RAM and defaults to 0FC0h (4032).

## No. 29 Minimum On-Time (DTMF)

The on-time is defined as the minimum period of time of the DTMF signal beginning when the signal is detected and ending when the energy is below the turn-off threshold. The on-time parameter cannot be set below 29.6 ms (0000h). The default on-time parameter is set for  $40.0 \pm 1$  ms. The on-time will vary with signal level. To increase or decrease the on-time parameter value, convert the increase/decrease into hex and add/subtract to/from the current value. (See Section 13.3.)

Format: 16-bits, positive, twos complement

Equation:  $\text{Minimum On-Time} \pm [(\text{Increase/Decrease in ms})9.6]_{\text{h}}$

Range: 0 to 7FFFh

Default Value: 007Ah (CONF = 21h); 005Fh (CONF = 90h, 92h, 94h or 98h)

## No. 30 Minimum Off-Time (DTMF)

The minimum off-time is defined as the minimum period of time of the DTMF signal beginning when the energy falls below the turn-off threshold and ending when a gain hit is detected. The off-time parameter is equal to the desired minimum off-time minus the drop out time. The default off-time is set for  $40.0 \pm 1$  ms with a default drop out time parameter of 5.0 ms. To increase or decrease the off-time parameter value, convert the increase/decrease into hex and add/subtract to/from the current value. (See Section 13.3.)

Format: 16-bits, positive, twos complement

Equation: Minimum Off-Time  $\pm$  [(Increase/Decrease in ms)9.6]h (drop out time equal to 5.0 ms).

Range: 0 to 7FFFh

Default Value: 013Eh (CONF = 21h); 010Fh (CONF = 90h, 92h, 94h or 98h)

## No. 31 Minimum Cycle-Time (DTMF)

The minimum cycle-time is defined as the minimum period of the DTMF signal beginning when the signal is detected and ending when the next signal begins. The cycle-time parameter is equal to the desired minimum cycle-time minus the drop out time. The default cycle-time parameter is set for  $93.0 \pm 1$  ms with a default drop out time parameter of 5.0 ms. To increase or decrease the cycle-time parameter value, convert the increase/decrease into hex and add/subtract to/from the current value. (See Section 13.3.)

Format: 16-bits, positive, twos complement

Equation: Minimum Cycle-Time  $\pm$  [(Increase/Decrease in ms)9.6]h (dropout time equal to 5.0 ms).

Range: 0 to 7FFFh

Default Value: 022Ah (CONF = 21h); 01C7h (CONF = 90h, 92h, 94h or 98h)

## No. 32 Minimum Dropout-Time (DTMF)

The minimum dropout time is defined as the maximum period of the DTMF signal beginning when the signal energy drops below the turn-off threshold and ending when the signal energy returns that is considered to be part of the on-time. The default dropout-time parameter is set to 5.0 ms. (See Section 13.3.)

Format: 16-bits, positive, twos complement

Equation: [(Desired Time in ms)9.6]h

Range: 0 to 7FFFh

Default Value: 0029h (CONF = 21h); 0022h (CONF = 90h, 92h, 94h or 98h)

## No. 33 Maximum Speech Energy (DTMF)

This parameter specifies the maximum relative speech energy that may be detected and still receive DTMF signals. The speech energy is measured in the frequency region of second or third harmonics of the DTMF tones. To disable the speech energy detector, set this parameter to its full scale positive value 7FFFh. Decreasing the value of this parameter may degrade signal-to-noise ratio (SNR) performance, but may reduce false settings of status bit EDET due to speech signals. To increase or decrease the maximum speech energy parameter value, convert the increase/decrease into hex and add/subtract to/from the current value. (See Section 13.3.)

Format: 16-bits, positive, twos complement

Equation: Maximum Speech Energy  $\pm$  (Increase/Decrease)h

Range: 0 to 7FFFh

Default Value: 0519h (CONF = 21h); not available (CONF = 90h, 92h, 94h or 98h)

## No. 34 Frequency Deviation, Low Group (DTMF)

This parameter controls the acceptable frequency range for the low group DTMF tones. Increasing the value of this parameter increases the frequency range. The frequency range will vary from one DTMF symbol to another. To increase or decrease the parameter value, convert the increase/decrease into hex and add/subtract to/from the current value. (See Section 13.3.)

Format: 16-bits, positive, twos complement

Equation: Frequency Deviation  $\pm$ (Increase/Decrease)h

Range: 0 to 7FFFh

Default Value: 034Ah (CONF = 21h); 0288h (CONF = 90h, 92h, 94h or 98h)

## No. 35 Frequency Deviation, High Group (DTMF)

This parameter controls the acceptable frequency range for the high group DTMF tones. Increasing the value of this parameter increases the frequency range. The frequency range will vary from one DTMF symbol to another. To increase or decrease the parameter value, convert the increase/decrease into hex and add/subtract to/from the current value. (See Section 13.3.)

Format: 16-bits, positive, twos complement  
Equation: Frequency Deviation  $\pm$ (Increase/Decrease)h  
Range: 0 to 7FFFh  
Default Value: 0444h (CONF = 21h); 0260h (CONF = 90h, 92h, 94h or 98h)

## No. 36 Negative Twist (DTMF)

This parameter controls the acceptable negative twist for the DTMF signals. Decreasing this parameter increases the acceptable negative twist level. The twist will vary from one DTMF symbol to another. To increase or decrease the parameter value, convert the increase/decrease into hex and add/subtract to/from the default value. (See Section 13.3.)

Format: 16-bits, positive, twos complement  
Equation: Negative Twist  $\pm$ (Increase/Decrease)h  
Range: 0 to 7FFFh  
Default Value: 2800h (CONF = 21h); 0C2Eh (CONF = 90h, 92h, 94h or 98h)

## No. 37 Positive Twist (DTMF)

This parameter controls the acceptable positive twist for the DTMF signals. Decreasing this parameter increases the acceptable positive twist level. The twist will vary from one DTMF symbol to another. To increase or decrease the parameter value, convert the increase/decrease into hex and add/subtract to/from the default value. (See Section 13.3.)

Format: 16-bits, positive, twos complement  
Equation: Positive Twist  $\pm$ (Increase/Decrease)h  
Range: 0 to 7FFFh  
Default Value: 1420h (CONF = 21h); 3295h (CONF = 90h, 92h, 94h or 98h)

## No. 38 Maximum Energy Hit Time (DTMF)

This parameter is a counter value which represents the number of sample times (the duration) of an allowed energy impulse during the DTMF off-time measurement. A value of 0000h means no gain hits will be tolerated during the off time.

Format: 16-bits, positive, twos complement  
Equation: [(Desired Time in ms)(9.6)]h  
Range: 0 to 7FFFh  
Default Value: 0 (CONF = 21h); 0 (CONF = 90h, 92h, 94h or 98h)

## No. 39 Number of Additional Flags (HDLC)

This parameter controls the number of flags between frames or at the end of the final frame. See Section 5.1.1 for more information.

Format: 16-bits, positive, twos complement  
Equation: Desired number of flags - 1  
Default Value: 0

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

### No. 40 Transmitter Rate Sequence Pattern (RFX144 models only)

### No. 41 Receiver Rate Sequence Pattern (RFX144 models only)

The following rate sequence patterns can be sent and detected by the modem as enabled by the ASPEED bit (see ASPEED description in Table 3-1):

Encoding:

ASPEED	Data Rate	Rate Sequence Pattern
0	V.17, all rates	0111h*
1	14400 bps	0171h*
1	12000 bps	01B1h*
1	9600 bps	01F1h*
1	7200 bps	0331h*
1. * The most significant bit of the rate sequence pattern corresponds to bit 0 in the V.17 rate sequence pattern.		

Format: 16-bits, unsigned

### No. 42 FR1 Tone Detector Coefficients

See Section 6 for scaling information.

### No. 43 FR2 Tone Detector Coefficients

See Section 6 for scaling information.

### No. 44 FR3 Tone Detector Coefficients

See Section 6 for scaling information.

### No. 47 Tone Detector Threshold

This parameter represents the threshold value (1/8 by default) to compare with the output of the energy averager in the tone detector. This parameter is used for all 3 filters .

Format: 16 bits, twos complement, positive value

Equation:  $215 (1 - \text{Threshold desired}) h$

Default Value: 7000h

### No. 48 Maximum Samples per Ring Frequency Period (RDMAXP)

This parameter determines the maximum period on RINGD (GPI7) that will be indicated on RI. The default value of 71.4 ms corresponds to the minimum ring frequency of 14 Hz. This allows proper detection of frequencies as low as 15 Hz.

Format: 16 bits, twos complement, positive value

Equation:  $\text{Maximum period samples} = \text{Sampling frequency (samples/sec)} / \text{minimum ring frequency (Hz)}$

Convert to hex and store in RAM.

Default Value: 023Bh (71.4 ms) for 8000 Hz sample rate

### No. 49 Minimum Samples per Ring Frequency Period (RDMINP)

This parameter determines the minimum period on RINGD (GPI7) that will be indicated on RI. The default value of 13.9 ms corresponds to the maximum ring frequency of 72 Hz. This allows proper detection of frequencies as high as 68 Hz.

Format: 16 bits, twos complement, positive value

Equation:  $\text{Minimum period samples} = \text{Sampling frequency (samples/sec)} / \text{maximum ring frequency (Hz)}$

Convert to hex and store in RAM.

Default Value: 006Fh (13.9 ms) for 8000 Hz sample rate

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

### No. 50 Sleep Mode

Writing a 0 to this register when the modem IA circuit is not in the Sleep Mode (see ~SLEEP pin in Table 2-3) puts the modem into the Sleep Mode.

The modem will go through the power-on sequence and resume normal operation with default values in response to a hardware power-on reset, or a write to the scratchpad interface by the host.

### No. 51 V.23 Receive Compromise Equalizer Taps

Access codes 18h through 4Fh represent 56 taps.

Format: 16 bits, signed, twos complement, real

Default Values: The default values of the Receive Compromise Equalizer provide 50% compensation (both amplitude and group delay) of a 1040 Tellindus line (which approximates a CCITT 1040/1025 line). Access code 4Fh is used for the first equalizer tap, and Access code 18h is used for the last equalizer tap.

### No. 52 V.23 RTS to CTS Turn Off Transition Time

This parameter controls the minimum RTS to CTS turn off transition time.

Format: 16 bits, positive, twos complement

Equation: [Desired time in tenths of milliseconds]h

Default Value: 0014h (2 ms)

### No. 53 V.23 RTS to CTS Turn On Transition Time

This parameter controls the minimum RTS to CTS turn on transition time.

Format: 16 bits, positive, twos complement

Equation: [Desired time in tenths of milliseconds]h

Default Value: 0064h (10 ms)

### No. 54 V.23 Number of Bits (Caller ID only)

This parameter selects the number of bits per character for Caller ID mode, including one start bit and one stop bit. Caller ID mode does not use a parity bit. Characters from 5 to 8 data bits (7 to 10 bits total) are supported. In parallel mode, the start and stop bits will be stripped from received data before it is placed in DBUFF.

Format: 16 bits, positive, twos complement

Equation: [Desired number of bits per received character]h

Default Value: 000Ah (8 data bits, 1 start bit, 1 stop bit, no parity - standard for Caller ID)

### No. 55 Voice/Audio VOX Turn-On Threshold

When status bit VOX (17:3) is reset and the average energy of the message being encoded exceeds the VOX turn-on threshold, the modem sets the VOX bit to indicate speech is being detected. The VOX turn-on threshold should be less than the AGC gain adaptation threshold when the Energy AGC is not disabled and bit DCVOX is zero.

Format: 16 bits, signed, twos complement

Equation:  $\text{Level} = (10^{[x/20]})(23315)$

Where:  $x = \text{VOX turn-on threshold in dBm}$ .

Default Value: 0088h (-44.68 dBm)

### No. 56 Voice/Audio VOX Turn-Off Threshold

If status bit VOX (17:3) is set, the modem resets VOX when the average energy of the message being encoded falls below the VOX turn-off threshold for a minimum period of time equal to the time constant of the VOX energy averaging filter. The time constant is specified by the VOX energy averaging filter coefficient A0 (see No. 57).

Format: 16 bits, signed, twos complement

Equation:  $\text{Level} = (10^{[x/20]})(23315)$

Where:  $x = \text{VOX turn-off threshold in dBm}$ .

Default Value: 0044h (-50.70 dBm)

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

### No. 57 Voice/Audio VOX A0 Filter Coefficient

The VOX energy averaging filter coefficient A0 is a function of the filter time constant.

Format: 16 bits, signed, twos complement

Equation:  $A0 = 917.5/x$

Where:  $x =$  VOX turn-off time constant in seconds.

Default Value: 03A8h (0.98 sec.)

### No. 58 Voice/Audio VOX A1 Filter Coefficient

The VOX energy averaging filter coefficient A1 is a function of the filter coefficient A0.

Format: 16 bits, signed, twos complement

Equation:  $A1 = 7FFFh - A0$

Where:  $A0 =$  VOX energy averaging filter coefficient.

Default Value: 7C57h

### No. 59 Voice/Audio Energy AGC Reference Level

Energy reference level for the Energy AGC. The default value is loaded each time the modem is configured to Voice Codec Mode (CONF = 90h or 98h), or Audio Codec Mode (CONF = 92h or 94h).

Format: 16 bits, signed, twos complement

Equation:  $Level = (10^{[x/20]})(23315)$

Where:  $x =$  AGC energy reference level in dBm.

Default Value: 0380h (-28.31 dBm)

### No. 60 Voice/Audio Energy AGC Slew Rate

Slew rate for the Energy AGC. The slew rate controls how rapidly the AGC will adapt the average message energy to the AGC reference level. Larger/smaller slew rate values correspond to faster/slower average energy convergence to AGC reference level. The default value is loaded each time the modem is configured to Voice Codec Mode (CONF = 90h or 98h) or Audio Codec Mode (CONF = 92h or 94h).

Format: 16 bits, signed, twos complement

Default Value: 3C00h

### No. 61 Voice/Audio Energy AGC Gain Adaptation Threshold

If the energy of the message being encoded exceeds the AGC gain adaptation threshold then the encoder AGC gain will be increased/decreased when the average energy is less/greater than the AGC reference level. The AGC gain adaptation threshold should be greater than the Voice Mode VOX turn-on threshold whenever the Energy AGC is not disabled and bit DCVOX is zero. The default value is loaded each time the modem is configured to Voice Codec Mode (CONF = 90h or 98h) or Audio Codec Mode (CONF = 92h or 94h).

Format: 16 bits, signed, twos complement

Equation:  $Threshold = (10^{[x/20]})(23315)$

Where:  $x =$  AGC gain adaptation threshold in dBm.

Default Value: 00A3h (-43.11 dBm)

## No. 62 Voice/Audio Energy AGC Maximum Gain Word

Maximum gain for the Energy AGC. The default value is loaded each time the modem is configured to Voice Codec Modes (CONF = 90h or 98h) or Audio Codec Mode (CONF = 92h or 94h).

Format: 16 bits, signed, twos complement  
 Equation: Maximum Gain =  $[25 - x](655.36)$   
 Where:  $x$  = Maximum gain in dB  
 Range: 0 dB <  $x$  < 25 dB  
 Default Value: 1C00h (14.0625 dB)

## No. 63 Voice/Audio Energy AGC Gain Word

Gain word for the Energy AGC.

Format: 16 bits, signed, twos complement  
 Equation: Gain in dB =  $25 - [(Voice\ Mode\ AGC\ Gain)/655.36]$

## No. 64 Voice/Audio Classifier AGC Maximum Gain

Maximum gain for the Classifier AGC. The default value is loaded each time the modem is configured to Voice Codec Mode (CONF = 90h or 98h) or Audio Codec Mode (CONF = 92h or 94h).

Format: 16 bits, signed, twos complement  
 Equation: Maximum Gain =  $(819.2)(x)$   
 Where:  $x$  = Maximum gain in dB  
 Default Value: 6000h (30 dB)

## No. 65 Voice/Audio Classifier AGC Reference Level

Energy reference level for the Classifier AGC. The default value is loaded each time the modem is configured to Voice Codec Mode (CONF = 90h or 98h) or Audio Codec Mode (CONF = 92h or 94h).

Format: 16 bits, signed, twos complement  
 Equation: Level =  $(256)(x) - 757$   
 Where:  $x$  = AGC reference level in dBm  
 Default Value: DC00h (-33.04 dBm)

## No. 66 Voice Codec Mode Data Transfer Interrupt Interval

The data transfer interrupt interval specifies the number of sample periods between modem generated interrupts within data block transfers. Following an interrupt, the host reads 8-bits of data from DBUFF (see Table 3-1) when the encoder is enabled (see CDEN bit in Table 3-1) or writes 8-bits of data to DBUFF when the decoder is enabled (see DCDEN bit in Table 3-1).

Format: 16 bits, signed, twos complement  
 Equation: Value = (number of sample periods) - 1  
 Range: (See Section 8.1 and 8.2)  
 Default Value: 0002h (representing 3 sample periods between interrupts)

## No. 67 Voice/Audio Decoder Volume Range

The volume control provides a 2 dB loss to the output each time control bit VOLDWN (OE:5) is set and the decoder is enabled. The voice/audio decoder volume range parameter limits the maximum loss.

Format: 16 bits, positive, two's complement  
 Equation:  $(10^{[(x+1)/20]})(32768)$   
 Where:  $x$  = lower range limit in dB  
 Range: 0004h - 7FFFh  
 Default Value: 0170h (-40 dB)

## No. 68 Room Monitor Volume Control

The amplitude of the IIA DAC signal in the Room Monitor Mode can be adjusted. An increase in the value written to the modem shifts the value sent to the IIA DAC left by one, thereby doubling its amplitude.

Format: 16 bits, unsigned  
 Equation:  $\text{dB gain} = 6 * x$   
 Range:  $0 < x < 7FFFh$   
 Default Value: 0

## No. 69 Speaker Volume Control (SPKR Output Pin)

The SPKR output monitors the output of the receive continuous anti-aliasing filter. Bits 4 and 5 of this word establish the attenuation applied to the SPKR output as follows:

Format: 16 bits, unsigned  
 Encoding:

Bit 5	Bit 4	Description
0	0	Squelch
0	1	0 dB loss
1	0	6 dB loss
1	1	12 dB loss

During squelch, the SPKR output is clamped to voltage VC.

The SPKR output can drive a load as low as 300 ohms, but is not intended to drive an 8 ohm or 50 ohm speaker coil directly. It is recommended that the SPKR output be connected to an external audio power amplifier input.

## No. 70 Speakerphone Transmit Speech Active

The speakerphone transmit speech active bit indicates transmit (microphone) speech activity. The bit is set or reset by the transmit speech detector which distinguishes the actual room talker from room noise and the echo from the loudspeaker.

Format: Single bit (bit 7 of register 0)  
 Threshold: Depends on room noise floor and loudspeaker echo level, which are adjusted automatically by the speakerphone algorithm.  
 Default Value: 0 (Off)

## No. 71 Speakerphone Receive Speech Active

The speakerphone receive speech active bit indicates receive (line) speech activity. The bit is set or reset by the receive speech detector which distinguishes the actual remote talker from line noise and the hybrid echo.

Format: Single bit (bit 6 of register 0)  
 Threshold: Depends on line noise floor and hybrid echo level, which are adjusted automatically by the speakerphone algorithm.  
 Default Value: 0 (Off)

**No. 72 Speakerphone Line Echo Suppressor**

Speakerphone line echo suppresser is a switching loss inserted in the receive (speaker) path and is enabled only in the transmit mode (Transmit\_Speech\_Active = 1, Receive\_Speech\_Active = 0.) The loss should be kept just necessary so that the hybrid residual echo will not be heard at maximum speaker volume control setting. The setting of this parameter is purely subjective and will not affect any other parts of the speakerphone. Using a bigger value will help minimize the switching effect. The default value is loaded each time the modem is configured to Speakerphone Mode (CONF = 91h.)

Format: 16 bits, positive, two's complement  
 Equation:  $Loss = (10^{[x/20]})_{(32767)}$   
 Where: x = desired loss in dB.  
 Range: 07FFh - 7FFFh  
 Default Value: 7FFFh (0 dB)

**No. 73 Speakerphone Transmit AGC Reference Level**

Energy reference level for microphone AGC in speakerphone operation. When microphone signal energy is below the AGC reference level, a gain will be added till the signal energy after AGC reaches the reference level. When microphone signal energy is greater than the AGC reference level, a loss will be inserted until the signal energy after AGC drops to the reference level. The default value is loaded each time the modem is configured to Speakerphone Mode (CONF = 91h.)

Format: 16 bits, positive, two's complement  
 Equation:  $Level = (10^{[(x + 15)/20]})_{(5827)}$   
 Where: x = desired level in dB.  
 Range: 040Ch - 16C3h (-30 dB to -15 dB) referenced to maximum digital signal (7FFFh)  
 Default Value: 16C3h (-15 dB)

**No. 74 Speakerphone Transmit AGC Slew Rate**

The AGC slew rate determines how rapidly the AGC algorithm tracks the microphone input voice signal. Larger/smaller slew rate values correspond to faster/slower average energy convergence to the AGC reference level. The default value is loaded each time the modem is configured to Speakerphone Mode (CONF = 91h.)

Format: 16 bits, positive, two's complement  
 Range: 0098h - 04C0h  
 Default Value: 0260h

**No. 75 Speakerphone Receive AGC Reference Level**

Averaged energy reference level for speaker AGC in speakerphone operation. When line input signal energy is below its AGC reference level, a gain will be added till the signal energy after AGC reaches the reference level. When line input signal energy is greater than its AGC reference level, a loss will be inserted until the signal energy after AGC drops to the reference level. The default value is loaded each time the modem is configured to Speakerphone Mode (CONF = 91h.)

Equation:  $Level = (10^{[(x + 15)/20]})_{(5827)}$   
 Where: x = desired level in dB.  
 Range: 040Ch - 16C3h (-30 dB to -15 dB) referenced to maximum digital signal (7FFFh)  
 Default Value: 16C3h (-15 dB)

**No. 76 Speakerphone Receive AGC Slew Rate**

The AGC slew rate determines how rapidly the AGC algorithm tracks the line input voice signal. Larger/smaller slew rate values correspond to faster/slower average energy convergence to the AGC reference level. The default value is loaded each time the modem is configured to Speakerphone Mode (CONF = 91h.)

Format: 16 bits, positive, two's complement  
 Range: 0098h - 04C0h  
 Default Value: 0260h

## No. 77 Speakerphone Transmit Speech Hangover

In order to avoid choppy sounds for weak voice signals whose energy is not much different from the noise floor, a minimum ON time (hangover) is usually added to the speech detector. When speech is gone, the hangover will be gradually decremented to 0. The default value is loaded each time the modem is configured to Speakerphone Mode (CONF = 91h.)

Format: 16 bits, positive, two's complement  
 Equation: Hangover =  $8 * x$   
 Where:  $x$  = desired hangover time in ms.  
 Range: 0001h - 0FA0h  
 Default Value: 0640h (200 ms)

## No. 78 Speakerphone Receive Speech Hangover

In order to avoid choppy sounds for weak voice signals whose energy is not much different from the noise floor, a minimum ON time (hangover) is usually added to the speech detector. When speech is gone, the hangover will be gradually decremented to 0. The default value is loaded each time the modem is configured to Speakerphone Mode (CONF = 91h.)

Format: 16 bits, positive, two's complement  
 Equation: Hangover =  $8 * x$   
 Where:  $x$  = desired hangover time in ms.  
 Range: 0001h - 0FA0h  
 Default Value: 0960h (300 ms)

## No. 79 Speakerphone Volume Range

The volume control provides a 2 dB loss to the XIA DAC output each time control bit VOLDWN (OE:5) is set. The speakerphone volume range parameter limits the maximum loss.

Format: 16 bits, positive, two's complement  
 Equation:  $(10^{[(x+1)/20]})(32768)$   
 Where:  $x$  = lower range limit in dB  
 Range: 0004h - 7FFFh  
 Default Value: 048Bh (-30 dB)

## No. 80 Speakerphone Line Volume Control

The speakerphone line volume control allows the host to change the transmit output level of the IIA DAC without causing instability in the speakerphone algorithm's gain balance. Access No. 10, Transmit Output Level (Ps), should not be used for this purpose.

Format: 16 bits, positive, two's complement  
 Equation: Loss =  $(10^{[x/20]})(32767)$   
 Where:  $x$  = desired loss in dB.  
 Range: 0000h - 7FFFh  
 Default Value: 7FFFh (0 dB)

## 5. HDLC FRAMING

The modem supports HDLC framing.

High Level Data Link Control) protocol is a standard procedure used for data communications. SDLC (Synchronous Data Link Control) is a bit-oriented protocol which is a subset of HDLC. The same format is used in both protocols although all SDLC fields must be eight-bit octets. The modem uses the SDLC eight-bit octet format.

### 5.1 HDLC FRAMES

Data and control information on a HDLC link are transmitted via frames. These frames organize the information into a format specified by an ISO standard that enables the transmitting and receiving station to synchronize with each other. This format is shown in Figure 5-1.




Figure 5-1. HDLC Frame

#### 5.1.1 Frame Fields

##### Flags

All frames start and end with a flag sequence. The beginning flag and the ending flag are defined by the bit pattern 01111110 (7Eh). The ending flag for one frame can also serve as the beginning flag for the following frame. If separate ending and beginning flags are used, the final zero in the ending flag of one frame may also serve as the first zero of the beginning flag in the following frame. This process is known as "zero-sharing". The zero-sharing bit pattern is 0111111011111110.

##### Address Field

The address field informs the receiver where the information is to go (if the primary station is transmitting) or where the message originated (if a secondary station is transmitting). This field is eight bits in length for the "basic" format.

For the "extended" format, the length is N number of octets, each octet having the first bit a binary zero with the exception of the last octet that begins with a binary one.

Broadcast Address = 11111111

Null Address = 00000000

##### Control Field

The control field defines the function of the frame. It may contain a command or response. The control field might also contain send or/and receive sequence numbers. This field can be in one of the following formats:

1. Information Transfer Format
2. Supervisory Format
3. Unnumbered Format

This field is normally eight bits in length. However, certain protocols allow for an "extended" control field. For example, it is 16 bits in length for modulo 128 operation of the LAP and LAPB procedures.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

## Information Field

The modem treats the address field, the control field, and any other transmitted data, except for the flags and the Frame Check Sequence, as the information field. The information field does not have a set length; however, this field follows the SDLC protocol in being in the format of eight bit bytes.

## Zero Insertion

Since flags mark the beginning and ending of a frame, some method must be implemented to inhibit or alter the transmission of data that appear as flags. The method used is called "zero insertion". HDLC procedures require that a zero be transmitted following any succession of five continuous ones. This includes all data in the address, control, information and Frame Check Sequence fields. Use of zero insertion denies any pattern of 01111110 to ever be transmitted between beginning and ending flags.

## Zero Deletion

When transmitting flags, zero insertion is disabled. During reception of data, after testing for flag recognition, the receiver removes a zero that immediately follows five continuous ones. This is termed "zero deletion". A one that follows five continuous ones signifies either a frame abort (i.e., at least seven ones with no zero insertion) or a flag (i.e., 01111110). The sixth one is, therefore, not removed.

## Frame Check Sequence (FCS)

The purpose of the Frame Check Sequence (FCS) is to give a shorthand representation of the entire transmitted information field and to compare it to the identically generated shorthand representation of the received sequence. If any difference occurs, the received frame was in error and should be re-transmitted.

The FCS computation is done on all fields within the frame but does not include the flags. Cyclic Redundancy Check (CRC) is the method used. The polynomial is specified in CCITT T.30 and X.25 as follows:

$$x^{16} + x^{12} + x^5 + 1$$

The polynomial is implemented as shown in Figure 5-2.

The FCS is sent as two bytes of data immediately preceding the ending flag of the frame. The FCS register is first preset to all binary ones. The register is then modified by shifting in the data (no flags) contained in the address, control, and information fields. Following the last bit of data, the ones complement of the FCS register is transmitted as the 16-bit FCS. The FCS is transmitted with the highest order bit (x15) first.




Figure 5-2. CRC Polynomial Implementation

### 5.1.2 Frame Abortion, Frame Idle, And Time Fill

Frame abortion prematurely finishes transmission of a frame. This occurs by sending at least seven consecutive ones with no zero insertion. This abort pattern terminates a frame immediately and does not require a FCS or an ending flag.

An abort pattern followed by a minimum of eight additional consecutive ones idles the data link. Thus, seven to fourteen ones establish the abort pattern; fifteen or more ones constitute an idle pattern.


Interframe time fill is accomplished by transmitting continuous flags without zero-sharing between flags. Therefore, the transmitter must be capable of sending multiple flags to maintain the active state in the receiver if any time fill is required.

**5.2 IMPLEMENTATION**

A representation of the HDLC process is shown in Figure 5-3. The events are numbered in order of occurrence from one to four.

1. The beginning flag is transmitted. The receiver sees the flag and now becomes aligned with the transmitter. Both the receive and the transmitter FCS registers are preset to FFFFh.
2. The information field is transmitted. The data is also run through the FCS register before zero insertion. At the receive end, after the zero deletion algorithm, the data is presented to the user and then run through the FCS register.
3. The FCS is inverted and then transmitted. The transmitted FCS is passed through the receiver's FCS register. The shift register will contain 1111000010111000 if the frame has been received correctly.
4. The ending flag is transmitted.

The signal timing is illustrated in Figure 5-4.



**Figure 5-3. HDLC Process**




Figure 5-4. HDLC Signals Timing

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

## 5.2.1 Mode Selection

In order to use HDLC in the modem, the host processor must:

1. Set up the modem configuration.
2. Set the parallel data mode bit (PDM).
3. Set the HDLC mode bit.
4. Set the SETUP bit.

RAM Access 1 (using ADD1) remains available while RAM Access 2 (using ADD2) is unusable in the parallel data mode. HDLC transmission cannot be performed using the serial interface.

The format of the data input to the modem is in groups of 8-bit bytes. As in the parallel data mode, the least significant bit of the byte is transmitted first.

## 5.2.2 Transmission and Reception Rate

The HDLC as implemented in the modem runs under the following transmitter and receiver modes:

V.33 and V.17

V.29

V.27 ter

V.21

V.21 with DTMF receiver

## 5.2.3 Transmitter and Receiver Initialization

The HDLC transmitter and receiver is initialized differently than other modes upon power-up, reconfiguration, or turning on ~RTS input or RTSP bit. Table 5-1 shows the states of the interface memory bits for HDLC initialization.

**Table 5-1. Transmitter and Receiver Initialization**

Parameter	Transmitter	Receiver
ABIDL	0 (Note 2)	0 (Note 2)
AEOF	0 (Note 2)	0 (Note 2)
B2A	1	Not initialized
CRC	0 (Note 1, 2)	0 (Note 2)
EOF	0 (Note 2)	0 (Note 2)
FLAG	0	0
OVRUN	0 (Note 2)	0 (Note 2)
ZEROC	0 (Note 2)	0 (Note 2, 3)
<b>Notes:</b> 1. Not applicable in the transmitter. 2. Zeroed only upon power-up; unchanged elsewhere. 3. Not applicable in the receiver.		

## 5.2.4 Flag Transmission and Reception

The modem transmitter sends at least one flag as the opening flag of the first frame. As long as the user does not load the 8-bit transmit data register, DBUFF (register 10h), with data, the modem sends continuous flags with no zero-sharing (i.e., 0111111001111...). This facilitates transmission of the preamble as specified in T.30. Thus, the transmitter defaults to transmitting time-fill and, therefore, keeps the receiving link station active.

To assist the user in transmitting more than one flag between frames or at the end of the final frame, a counter can be accessed through modem diagnostics. This counter is decremented directly in the signal processor's RAM. This means that the number written will only last for one group of flags. For example, FSK should have at least two beginning flags for the first frame and at least two ending flags for the final frame. However, frames between these two require only one flag. This is why the counter is decremented directly and one flag is transmitted as a default. Diagnostics should be setup as shown below:

```
ADD1 =    85h
AREX1 =    0
BR1 =     0
CR1 =     1
WRT1 =    1
```

The value to write into YDAM1 and YDAL1 should be 1 less than the number of flags desired. This value can be written anytime after the RX bit returns to zero and before FLAG is set by the modem.

Using the FSK example above, assume three flags are to be transmitted at the beginning of the first frame and at the end of the final frame.

1. Turn on RTS.
2. Wait until the RX bit is reset by the modem.
3. Disable diagnostics 1 (reset ACC1).
4. Setup diagnostics 1 as above, write 00h into YDAM1, and write 02h into YDAL1.
5. Enable diagnostics 1 (set ACC1).
6. Wait until B1A is set before resetting WRT1.
7. For the ending flag of the final frame, immediately after loading in the final byte of data or after setting EOF, again setup diagnostics 1 as above, write 00h into YDAM1, and write 02h into YDAL1.

Another method exists for sending extra flags. The host must simply do nothing since flags are transmitted as the default condition. In other words, after the final zero in a flag is transmitted, the modem looks to see if the host has loaded new data into DBUFF (B2A is reset). If no new data is loaded before this time, another flag is sent. Therefore, if more than one flag is desired, the host must wait N-1 multiples of eight bit times after FLAG is set by the modem to load new data into DBUFF, where N is the number of flags. The host then has seven bit times in which to load new data and thus prevent another flag from being sent. For example, if three flags are desired between frames, the host must wait at least 16 bit times and not more than 23 bit times after FLAG is set by the modem.

As the default condition, the modem receiver continually searches for the flag data pattern. When one or more flags are detected, the interface memory status bit FLAG (09:0) is set. The flags themselves are not presented to the host through the DBUFF register. Therefore, as soon as a flag is observed, the modem examines the next byte of received data. If it is a flag, an abort/idle sequence, or a FCS, it is not given to the user. Instead, the appropriate status bits are set or reset.

The modem also has the capability to detect consecutive flags with zero-sharing.

## 5.2.5 Information Field Transmission and Reception

For information field transmission, the host should wait for CTSP (0F:1) to transition high. The host must then load the data into DBUFF and then wait for the data available bit B2A (1E:3) to be set by the modem before loading in the next byte of data. If AEOF is 0 and the next byte is not loaded into DBUFF within the next eight bit times, the modem will set OVRUN (09:7), indicating an underrun condition has occurred. To tell the modem that the host wants to end the frame, the host must set EOF as soon as the modem has taken the last byte of the frame (B2A sets). When the modem recognizes EOF being high, the modem will reset EOF and will transmit the FCS and closing flag. Once the host sets EOF, the host may load in the

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

first byte of data of the next frame into DBUFF. If the host wants to end transmission, the host must wait for EOF to return low before turning off RTS or ~RTS.

The automatic frame ending feature can be used to more easily facilitate the use of a DMA interrupt system. With this feature, data is transmitted as described in the above paragraph. However, when AEOF (15:5) is set by the host, the ending of the frame occurs "automatically," i.e., without the host having to perform any handshaking. When the host is finished sending the data in the frame, the host should wait until EOF is set to a 1 by the modem. The modem will then send the 16-bit FCS and at least one ending flag. When EOF is set to a 1 by the modem, the host can then load in the first byte of data of the next frame. EOF will be set to a 0 by the modem at the beginning of flag transmission. Therefore, the underrun condition as described in the previous paragraph is the exact same condition that causes the 16-bit FCS and ending flag to be transmitted when AEOF is set to a 1.

In the receiver, only the information field data between flags is passed to the user through the DBUFF register by the use of the handshaking bit B2A. The user must wait for B2A to be set by the modem and then take the data. If AEOF is 0 and the host does not read the data within eight bit times, OVRUN will set indicating an overrun condition, and the data in DBUFF will be overwritten by the next byte.

Furthermore, no flags, abort/idle sequence, or FCSs are given to the user via the DBUFF register. Since these fields are not presented to the user, there is at least a 16-bit time delay in the reception of data when receiving these fields. This allows the FCS and ending flag, continuous flags, or the abort/idle sequence to be flushed out of the internal buffers.

### 5.2.6 FCS and Ending Flag Transmission and Reception

If AEOF is 0, the host ends a frame by loading in his last byte of data into DBUFF, waiting until the modem has taken it (B2A sets), and then setting EOF. After setting EOF, the host may load in the first byte of data of the next frame into DBUFF. When the modem recognizes that the host wants to end the frame, the modem will reset EOF. To terminate data transmission, the host may turnoff RTS or RTSP when the modem resets EOF. After resetting EOF, the modem will automatically transmit the 16-bit FCS and at least one flag that signifies the end of the current frame and, if another frame follows, the beginning of the next frame.

For the case when AEOF is set to a 1 (automatic end of frame), the host ends a frame by loading in the last byte of data and waiting until EOF is set to a 1 by the modem. The host may then load in the first byte of data of the next frame. To terminate data transmission, the host may turn off RTS or RTSP when the modem sets EOF to a 1. The modem will then automatically transmit the 16-bit FCS and at least one flag that signifies the end of the current frame and, if another frame follows, the beginning of the next frame. The modem will set EOF to a 0 upon sending a flag.

Upon the receipt of an ending flag in the current frame (which may also be the beginning flag of the next frame), the modem examines the data in the FCS register and compares it to the remainder. If the FCS register remainder is correct, CRC (09:1) is reset. Conversely, if the remainder is incorrect, the CRC bit is set. This is the only time CRC is updated (except upon power-up). Following this determination, the modem sets EOF. Thus, once the modem sets EOF, the host can examine CRC to determine whether or not an erred frame was received. It is left to the host to reset the EOF bit. If the user does not reset EOF before the end of the next frame, the host will not get any indication that the following frame has ended.

### Abort/Idle Sequence Transmission and Reception

An abort/idle sequence can be sent by the host setting the bit ABIDL (09:3) in the interface memory. This stops any normal frame transmission, as well as continuous flag transmission, and sends continuous ones. After the setting of ABIDL is detected, the modem first completes the transmission of the current byte of data. Immediately after this transmission, the modem sends eight consecutive ones. After these eight bit times, if ABIDL is still set, eight ones are sent again. To discontinue this sequence, ABIDL must be reset. Then, if no new data is loaded into DBUFF, continuous flags are sent. If new data is loaded into DBUFF (B2A is reset), the modem sends a beginning flag and then the data in DBUFF. The modem will also recognize the setting of ABIDL while transmitting the FCS, thereby allowing the receiver to recognize that the transmitted frame should be discarded.

The modem also has the ability to send continuous zeros. To accomplish this, ABIDL and ZEROC (09:4) must be set. The modem completes the transmission of the current byte and then sends eight consecutive zeros. After this time, if ABIDL remains set, eight zeros are sent again. To discontinue this sequence, ABIDL must be reset or, if continuous ones are desired, ZEROC only must be reset. However, if no new data is loaded in DBUFF and ABIDL is reset, continuous flags are sent regardless of the state of ZEROC. Then, if new data is loaded into DBUFF (B2A is reset), the modem sends a beginning flag and then the data in DBUFF.

The modem in HDLC mode not only continually searches for flags, but also continually searches for an abort/idle sequence. When the receive modem encounters this data pattern, it sets the abort/idle receive bit ABIDL. It is left up to the host to reset this bit. However, receiver processing will continue unaffected by the state of this bit.

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

The reception of data immediately following the abort/idle sequence is treated as invalid and is not presented to the user. Therefore, to re-establish transmitter and receiver synchronization, the receiver must see at least one flag. At least one flag and three bytes of data must be received following the abort sequence before any data is given to the host.

### 5.2.7 Underrun and Overrun Conditions

A bit in the interface memory OVRUN (09:7) is used to indicate to the host processor that a transmit underrun condition has occurred. If the host does not load in a new byte of data within eight bit times, OVRUN and ABIDL will be set by the modem and the modem will automatically send a minimum of eight continuous ones. This abort sequence will continue until the host resets ABIDL. After the host resets ABIDL, the modem will finish sending the current byte of ones and will then send a flag. At the end of sending a flag, if B2A is reset, the modem will interpret the data in DBUFF as being the first byte of the next frame. After uploading this data for the first byte of the frame, the modem will reset OVRUN. The modem will always reset OVRUN every time it sets B2A, except upon transmitter HDLC initialization. (The underrun condition is not applicable when AEOF = 1.)

In the receiver, the OVRUN bit will inform the host that an overrun condition occurred. The overrun condition takes place when the receiver fails to take the byte of data in DBUFF within eight bit times. The modem will thus overwrite the data in DBUFF and, if the host has not taken the data (B2A is not reset), the modem will set OVRUN. To detect further overrun occurrences, the host must reset this bit.

### 5.2.8 Transmit Mode Control

After power-up, reconfiguration, or turning  $\sim$ RTS input or RTSP bit on, the host must wait for  $\sim$ CTS output or CTSP bit to turn on before starting frame transmission.

There are two ways in which the user can signal the modem to exit current HDLC execution. The first way is by setting the SETUP bit which tells the modem that a new configuration is desired. The second way is by turning off  $\sim$ RTS input or by resetting the RTSP bit in the interface memory. In both cases, the following events will occur:

1. When AEOF is set to a 0 and if exiting after making sure the modem took the data in DBUFF, setting EOF to a 1, and then waiting for EOF to be set to a 0 by the mode, the modem sends the last byte of data followed by the 16-bit FCS sequence and a closing flag. The modem then either goes through the turn-off sequence (if RTS output or RTSP bit is turned off), or sets up the new configuration (if SETUP is set to a 1).
2. When AEOF is a set to a 1 and if exiting after making sure the modem sets EOF to a 1, the modem sends the last byte of data followed by the 16-bit FCS sequence and a closing flag. The modem then either goes through the turn-off sequence (if RTS output or RTSP bit is turned off), or sets up the new configuration (if SETUP is set to a 1).
3. exiting during the transmission of an abort sequence, the modem finishes sending the last byte of the abort sequence, then either goes through the turn-off routine or sets up to a new configuration.

## 5.3 EXAMPLE APPLICATION

Refer to Section 3 for a description of the bits associated with the HDLC and programmable interrupt functions.

### Transmitter Example

1. the modem configuration to the desired speed for transmitting, enable HDLC, parallel data mode, and RTSP. (AEOF defaulted to 0).
2. Wait until CTSP goes low and returns to a high level.
3. Place the first byte of data into DBUFF. The modem transmits a flag followed by this byte of data.
4. As soon as B2A is set, load in the next byte of data. This must occur within eight bit times of B2A being set.
5. After all information but the last byte is given to the modem, load in the last byte of data in the frame as in step 4.
6. To end the frame, the host must load in the last byte of data into DBUFF, wait for B2A to be set, and then set EOF.
7. Repeat steps 3 through 6 for all frames to be transmitted.
8. When the last byte of the final frame is loaded into register DBUFF, wait for B2A to return high. Then set EOF and wait for EOF to return low before resetting RTSP. The modem transmits the last byte followed by the 16-bit FCS and at least one closing flag, depending upon if diagnostics was used to write into the flag counter RAM location as mentioned previously. The modem then goes through its normal turn-off routine.

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

### Receiver Example

The steps to perform a typical HDLC reception are:

1. Set the modem configuration to the desired speed for receiving, enable HDLC, and parallel data mode.
2. Perform a dummy read of DBUFF to reset B2A.
3. Wait until the modem has properly configured.
4. Monitor, through interrupts, the EOF, ABIDL, and B2A bits in the interface memory.
5. Wait for an interrupt. If it is caused by B2A being set, read the data in DBUFF. This indicates that the first byte of the first frame is ready for host reading. If the interrupt is caused by EOF being set, check CRC to determine if the current frame is in error and reset EOF. If the interrupt is caused by ABIDL, the modem is receiving the abort/idle sequence. The current frame that was aborted is invalid. The modem does not set the CRC bit or the EOF bit in this case since no FCS checking is done.
6. Continue waiting for interrupts and take appropriate action when the interrupts are received.

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

This page is intentionally blank.

## 6. TONE DETECTOR FILTER TUNING

This section describes a method of tuning the filters in the modem for tone detection. This method is the same as for other MONOFAX modems.

### 6.1 PROGRAMMABLE TONE DETECTORS

The modem includes three independently programmable tone detectors (F1, F2, and F3). In speakerphone configuration, only tone detector 1 is operational. Tone detectors are not provided in V.23 (CONF = 24h, -23 option). Upon power-up, the tone detectors are centered at 2100 Hz (F1), 1100 Hz (F2), and 462 Hz (F3); the sample rate is 9600 Hz only.

In each of the three detectors, two second-order biquadratic filters can be programmed for a variety of frequency responses. The modem sets interface memory bits FR1, FR2, and FR3 to a 1 when tone detectors 1, 2, and 3 detect energy above their respective threshold. This application note presents a method of tuning these detectors to any frequency in the 400 Hz - 3000 Hz band.

By setting bit 12TH to a 1 in the interface memory, the three tone detectors are cascaded to form a programmable 12th-order filter. In this case the modem sets only the FR3 bit to a 1 when energy is above the threshold.

#### 6.1.1 Computation of Tone Detector Coefficients

Each tone detector consists of two cascaded second-order filters, an energy averaging filter, and a threshold comparator. A diagram of a tone detector is shown in Figure 6-1.




Figure 6-1. Modem Tone Detection Diagram

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

Filter 1 has a transfer function:

$$H_1(Z) = 2(\alpha_0 + \alpha_1 Z^{-1} + \alpha_2 Z^{-2}) / (1 - 2\beta_1 Z^{-1} - 2\beta_2 Z^{-2}) \quad (\text{Eq. 1})$$

Filter 2 has a transfer function:

$$H_2(Z) = 2(\alpha'_0 + \alpha'_1 Z^{-1} + \alpha'_2 Z^{-2}) / (1 - 2\beta'_1 Z^{-1} - 2\beta'_2 Z^{-2}) \quad (\text{Eq. 2})$$

The energy averaging filter has a transfer function:

$$H_3(Z) = \alpha'' / (1 - \beta'' Z^{-1}) \quad (\text{Eq. 3})$$

The output of the energy averager is fed to a threshold comparator that sets interface memory bit FR1, FR2, or FR3 to a 1 if the output is equal to or greater than the Tone Detector threshold (default value = 1/8 of full scale), otherwise, the bits are set to a 0.

Filters 1 and 2 have frequency response as shown in Figure 6-2. When cascaded, they form a bandpass filter with a narrow bandwidth as shown in Figure 6-3.

Given the transfer functions  $H_1(Z)$  and  $H_2(Z)$ , an analytical method is provided to compute their coefficients for any frequency in the 400 Hz - 3 kHz band. First, consider  $H_1(Z)$ . This transfer function can be rewritten as:

$$H_1(Z) = 2(\alpha_0 Z^2 + \alpha_1 Z + \alpha_2) / (Z^2 - 2\beta_1 Z - 2\beta_2) \quad (\text{Eq. 4})$$

which has a conjugate pair of poles:

$$P_1 = \beta_1 + \sqrt{(\beta_1^2 + 2\beta_2)}$$

and

$$P_2 = \beta_1 - \sqrt{(\beta_1^2 + 2\beta_2)}$$

Upon power up, these poles lie on a circle of radius 0.994030884 on the Z-plane. The radius of the tone detector circle was chosen so that each filter has a high Q without being unstable (i.e., poles must lie inside the unit circle for stability). Figure 6-4 shows a Z-plane pole-zero diagram for an arbitrary conjugate pole pair on the tone detector circle. The angle  $\theta = 360 f_O / f_S$ , where  $f_O$  is the desired center frequency and  $f_S$  is the sampling rate.

The following equations are derived from the angle and magnitude of the position vector pointing to a pole pair located at the desired angle:

$$\cos^{-1}(\beta_1 / r) = \theta = 360^\circ \times f_O / f_S \quad (\text{Eq. 5})$$

$$\sqrt{[\beta_1^2 + (-\beta_1^2 - 2\beta_2)]} = r = 0.994030884 \quad (\text{Eq. 6})$$

Solving for  $\beta_1$  and  $\beta_2$ :

$$\beta_1 = r \cos(360^\circ \times f_O / f_S) \quad (\text{Eq. 7})$$

$$\beta_2 = -r^2 / 2 \quad (\text{Eq. 8})$$

In deriving these equations, only  $H_1(Z)$  was considered. However, the tone detector consists of two identical filters in cascade. Referring to Figure 6-3, shifting filter 1 and filter 2 above and below the desired center frequency, a response with the desired bandwidth is achieved. Furthermore, since the  $\alpha_1$ ,  $\alpha'_1$ ,  $\alpha_2$ , and  $\alpha'_2$  coefficients default to zero upon power-up,  $\alpha_0$  controls the amplitude response, and one may set  $\alpha_0 = \alpha'_0$  to uniformly raise or lower the overall cascade response.

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

From Equation 8:

$$\beta_2 = \beta'_2 = -r^2/2 = -0.494048699$$

Rewriting Equation 7 in terms of the offsets  $f_A$  and  $f'_A$ :

$$\beta_1 = r \cos [360^\circ (f_O - f_A)/f_S] \quad (\text{Eq. 9})$$

$$\beta'_1 = r \cos [360^\circ (f_O + f'_A)/f_S] \quad (\text{Eq. 10})$$

The frequency offset is approximately 72% of B/2 (half the bandwidth) for most applications:

$$\beta'_2 \cong 0.72 (B/2) \quad (\text{Eq. 11})$$

The value of  $f_A$  should be equal to  $f'_A$ . However,  $f_A$  may be chosen 1% smaller than  $f'_A$  to compensate for the fact that the overall cascade response is not perfectly symmetrical, i.e., near DC (see Figure 6-5).

The values for the coefficients  $\alpha_0$  and  $\alpha'_0$  that set  $|H(f_O)| = 0$  dB in equations 1 and 2 were measured and plotted versus center frequency  $f_O$  as shown in Figure 6-6. Three equations corresponding to three linear approximations result:

$$\alpha_0 = \alpha'_0 = [(104/319)f_O - 78.62]/32767$$

$$400 \leq f_O \leq 1100 \text{ Hz} \quad (\text{Eq. 12a})$$

$$\alpha_0 = \alpha'_0 = [(44/275)f_O + 104]/32767$$

$$1100 \leq f_O \leq 1650 \text{ Hz} \quad (\text{Eq. 12b})$$

$$\alpha_0 = \alpha'_0 = [(4/45)f_O + 221]/32767$$

$$1650 \leq f_O \leq 3000 \text{ Hz} \quad (\text{Eq. 12c})$$

### 6.1.2 Energy Averaging Filter

The coefficients of the energy averaging filter are determined by a Z-domain approximation to an RC circuit of transfer function  $H(S) = 1/(1 + S\tau)$ :

$$\alpha'' = 1/(1 + f_S\tau) \quad (\text{Eq. 13})$$

$$\beta'' = 1/[1 + (1/f_S\tau)] \quad (\text{Eq. 14})$$

Upon power up,  $\alpha''$  and  $\beta''$  are set for  $\tau = 0.1$  seconds. Unless different tone detector response times are required, these coefficients need not be changed. In Audio and Voice/Audio Codec modes, the coefficients should be changed to compensate for the 4000 and 8000 Hz sample rate.

The Tone Detector Threshold value is programmable in DSP RAM (see parameter No. 47 in Section 4).




Figure 6-2. Typical Single Filter Response




Figure 6-3. Typical Cascade Filter Response




Figure 6-4. Z-Plane Pole-Zero Diagram




Figure 6-5. Bandwidth and Offset Frequencies




Figure 6-6. Alpha-zero Center Frequency

**6.1.3 Filter Coefficients**

Table 6-1 contains the RAM access codes for all filter coefficients. Refer to the Section 4 for the proper procedure for writing new coefficients into the RAM locations.

Table 6-2 contains the computed values of the filter coefficients, including those of default frequencies 462 Hz, 1100 Hz, and 2100 Hz. The value 32767 (7FFFh) is full scale in the DSP's machine units (i.e., 32767 = unity). Coefficients may range from -1 to +1 (8000h to 7FFFh) in machine units. The sample rate is 9600 Hz.

**6.2 TONE DETECTORS IN VOICE CODEC, AUDIO CODEC and AUDIO MODES**

The tone detector coefficients must be reprogrammed when configured to Voice or Audio Codec modes that use either 4000 or 8000 Hz sample rates, and when configured for Audio mode using the 8000 Hz sample rate.

For a tone detector response time of 0.1 seconds ( $\tau = 0.1$  sec.) and a sample rate of 4000 Hz ( $F_s = 4000$ ), set  $\alpha'' = 0051h$  and  $\beta'' = 7FA8h$ .

Table 6-3 contains the computed values of the filter coefficients at the sample rate of 8000 Hz; and Table 6-4 contains the computed values at a 4000 Hz sample rate.

**Table 6-1. Filter Coefficient RAM Access Codes**

Coefficient Name	RAM Write Access Code (Hex)		
	Tone 1	Tone 2	Tone 3
$\alpha_0$	25	2B	31
$\alpha_1$	26	2C	32
$\alpha_2$	27	2D	33
$\alpha'_0$	28	2E	34
$\alpha'_1$	29	2F	35
$\alpha'_2$	2A	30	36
$\beta_1$	A6	AC	B2
$\beta_2$	A7	AD	B3
$\beta'_1$	A9	AF	B5
$\beta'_2$	AA	B0	B6
$\alpha''$	A8	AE	B4
$\beta''$	A5	AB	B1

**Notes:**

- In all cases:  
 AREXx (x=1, 2) is a 0,  
 CRx (x= 1, 2) is a 1,  
 BRx (x= 1, 2) is a 0, and  
 DRx (x= 1,2) is a 0.
- If the most significant bit (MSB) of the address is a 0, the data is written to XRAM; if the MSB is a 1, the data is written to YRAM.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 6-2. Calculated Coefficient Values, 9600 Hz Sample Rate**

Frequency Detected	Coefficient Name	Coefficient Value (Hex)	Coefficient Value (Decimal)
2100 Hz $\pm 25$ Hz; $f_A \cong 18$ Hz	$\alpha_0 = \alpha'_0$	0198	0.01245117
	$\alpha_1 = \alpha'_1 = \alpha_2 = \alpha'_2$	0000	0.00000000
	$\beta_1$	1A4A	0.20538330
	$\beta'_1$	175A	0.18243408
	$\beta_2 = \beta'_2$	C0C4	-0.49401855
1850 Hz $\pm 24$ Hz; $f_A \cong 18$ Hz	$\alpha_0 = \alpha'_0$	0180	0.01171875
	$\alpha_1 = \alpha'_1 = \alpha_2 = \alpha'_2$	0000	0.00000000
	$\beta_1$	2E37	0.36105347
	$\beta'_1$	2B69	0.33914184
	$\beta_2 = \beta'_2$	C0C4	-0.49401855
1650 Hz $\pm 23$ Hz; $f_A \cong 18$ Hz	$\alpha_0 = \alpha'_0$	0170	0.01123047
	$\alpha_1 = \alpha'_1 = \alpha_2 = \alpha'_2$	0000	0.00000000
	$\beta_1$	3D48	0.47875977
	$\beta'_1$	3AA6	0.45819092
	$\beta_2 = \beta'_2$	C0C4	-0.49401855
1100 Hz $\pm 30$ Hz; $f_A \cong 19$ Hz	$\alpha_0 = \alpha'_0$	0118	0.00854492
	$\alpha_1 = \alpha'_1 = \alpha_2 = \alpha'_2$	0000	0.00000000
	$\beta_1$	60BE	0.75579834
	$\beta'_1$	5E9C	0.73913574
	$\beta_2 = \beta'_2$	C0C4	-0.49401855
462 Hz $\pm 14$ Hz; $f_A \cong 10$ Hz	$\alpha_0 = \alpha'_0$	0048	0.00219726
	$\alpha_1 = \alpha'_1 = \alpha_2 = \alpha'_2$	0000	0.00000000
	$\beta_1$	79F3	0.95272827
	$\beta'_1$	7974	0.95152405
	$\beta_2 = \beta'_2$	C083	-0.49601733

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 6-3. Calculated Coefficient Values, 8000 Hz Sample Rate**

Frequency Detected	Coefficient Name	Coefficient Value (Hex)	Coefficient Value (Decimal)
2100 Hz $\pm 25$ Hz; $f_A \cong 18$ Hz	$\alpha_0 = \alpha'_0$	0198	0.01245117
	$\alpha_1 = \alpha'_1 = \alpha_2 = \alpha'_2$	0000	0.00000000
	$\beta_1$	F7D0	-0.06396680
	$\beta'_1$	F43A	-0.09198279
	$\beta_2 = \beta'_2$	C0C5	-0.49403363
1850 Hz $\pm 30$ Hz; $f_A \cong 18$ Hz	$\alpha_0 = \alpha'_0$	0181	0.01174963
	$\alpha_1 = \alpha'_1 = \alpha_2 = \alpha'_2$	0000	0.00000000
	$\beta_1$	10BD	0.13077181
	$\beta'_1$	0D2A	0.10284738
	$\beta_2 = \beta'_2$	C0C5	-0.49403363
1650 Hz $\pm 23$ Hz	$\alpha_0 = \alpha'_0$	0113	0.00839260
	$\alpha_1 = \alpha'_1$	FE7B	-0.01187170
	$\alpha_2 = \alpha'_2$	0113	0.00839260
	$\beta_1$	25C4	0.29505295
	$\beta'_1$	23F8	0.28101444
	$\beta_2$	C12D	-0.49081421
	$\beta'_2$	C120	-0.49121094
1100 Hz $\pm 30$ Hz; $f_A \cong 19$ Hz	$\alpha_0 = \alpha'_0$	0118	0.00854492
	$\alpha_1 = \alpha'_1 = \alpha_2 = \alpha'_2$	0000	0.00000000
	$\beta_1$	5410	0.65675819
	$\beta'_1$	512D	0.63420078
	$\beta_2 = \beta'_2$	C0C5	-0.49403363
462 Hz $\pm 14$ Hz; $f_A \cong 10$ Hz	$\alpha_0 = \alpha'_0$	0048	0.00219726
	$\alpha_1 = \alpha'_1 = \alpha_2 = \alpha'_2$	0000	0.00000000
	$\beta_1$	7789	0.93389591
	$\beta'_1$	76D3	0.92834283
	$\beta_2 = \beta'_2$	C083	-0.49601733

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 6-4. Calculated Coefficient Values, 4000 Hz Sample Rate**

Frequency Detected	Coefficient Name	Coefficient Value (Hex)	Coefficient Value (Decimal)
1650 Hz; $f_A \cong 18$ Hz	$\alpha_0$	0097	0.00460815
	$\alpha_1$	0000	0.00000000
	$\alpha_2$	FF69	-0.00460815
	$\alpha'_0$	01D0	0.01416016
	$\alpha'_1$	0000	0.00000000
	$\alpha'_2$	FE30	-0.01416016
	$\beta_1$	97A8	-0.81518555
	$\beta_2$	C12D	-0.49081421
	$\beta'_1$	9588	-0.83178711
	$\beta'_2$	C120	-0.49121094
	$\alpha''$	0145	0.00991821
	$\beta''$	7EBB	0.99008179
	1100 Hz $\pm 30$ Hz; $f_A \cong 19$ Hz	$\alpha_0$	051A
$\alpha_1$		0000	0.00000000
$\alpha_2$		0000	0.00000000
$\alpha'_0$		051A	0.03985596
$\alpha'_1$		0000	0.00000000
$\alpha'_2$		0000	0.00000000
$\beta_1$		EFDB	-0.12612915
$\beta_2$		C0C5	-0.49398804
$\beta'_1$		E85B	-0.18472290
$\beta'_2$		C0C5	-0.49398804
$\alpha''$		00A3	0.00177002
$\beta''$		7F5C	0.99499512

## 7. DTMF DIALING WITH AUTO DIALER

The modem includes tunable oscillators that can be used to perform dual-tone multi-frequency (DTMF) dialing. The frequency and amplitude of each oscillator output is under host control. A programmable tone detector can also be used in call establishment to recognize an answer tone.

This section describes the method of oscillator and filter tuning by the host processor and provides an example of an autodialer routine that may be programmed into the host.

### 7.1 DTMF REQUIREMENTS

EIA Standard RS-496, paragraph 4.3.2, specifies requirements that ensure proper DTMF signaling through the public switched telephone network (PSTN). These tones consist of two sinusoidal signals, one from a high group of frequencies and one from a low group of frequencies, that represent each of the pushbutton telephone characters shown in Table 7-1.

Table 7-1. DTMF Signals

Low Frequency	High Frequency			
	1209 Hz	1336 Hz	1477 Hz	1633 Hz
697 Hz	1	2	3	A
770 Hz	4	5	6	B
852 Hz	7	8	9	C
941 Hz	*	0	#	D

Signal power is defined for the combined tones as well as for the individual tones. Both maximum and minimum power requirements are functions of loop current. By combining the various requirements of RS-496, compromise power levels can be determined that meet the power specification for all U.S. lines (when driving the PSTN from a 600 ohm resistive source). The high frequency tone should be at a higher power level than the low frequency tone by approximately 2 dB. The maximum combined power, averaged over the pulse duration, should not exceed +1 dBm. The minimum steady state power of the high frequency tone should not be less than -8 dBm.

When connecting the modem circuit to the PSTN by means of a data access arrangement (DAA) set for permissive mode, the DAA gain is -9 dB. The modem circuit must, therefore, drive the DAA input with +1 dBm of steady state high frequency power and -1 dBm of steady state low frequency power in order to meet all of the listed conditions. Since +0.5 dBm is the maximum undistorted power level for individual tones generated by the modem, the user may need to add gain in front of the DAA during DTMF dialing.

The required duration of the DTMF pulse is 50 ms minimum. By experience, a pulse duration of approximately 95 ms is more reliable. The required interval between DTMF pulses is 45 ms minimum and 3 seconds maximum. Again, by experience, an interdigit delay of approximately 70 ms is preferred.

The remaining requirements of RS-496, relative to DTMF dialing, are not influenced by the host processor. These requirements are all met by the modem's oscillators.

### 7.2 SETTING OSCILLATOR PARAMETERS

The oscillator frequency and output power are set by the host computer in DSP RAM using the microprocessor bus and diagnostic data routine. For a description of the microprocessor bus and other interface considerations, refer to sections 2, 3 and 4.

To generate a DTMF tone, place the modem into TONE configuration (CONF = 80h). The user must program the frequencies and the levels of each tone. To set the frequency of tone 1, write a 16-bit hexadecimal number into RAM using RAM access code 21h with AREXx = 0, BRx = 0, DRx = 0, and CRx = 1. When setting the frequency of tone 2, use the same procedure with the RAM access code 22h with AREXx = 0, BRx = 0, DRx = 0, and CRx = 1. Set the power levels of tone 1 by writing a 16-bit hexadecimal number into RAM using RAM access code 22h with AREXx = 0, BRx = 0, DRx = 0, and CRx = 0. The RAM access code for the power level of tone 2 is 23h with AREXx = 0, BRx = 0, DRx = 0, and CRx = 0.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

The hexadecimal numbers written into these RAM locations are scaled as follows:

Frequency number =  $6.8267 \times 8.192 \times (\text{desired frequency in Hz})$  for 9600 Hz sample rate, or

$8.192 \times (\text{desired frequency in Hz})$  for 8000 Hz sample rate.

Power number =  $18426 [10^{(P_o/20)}]$

Where  $P_o$  = output power in dBm with a 600 ohm load termination. If terminating with a series 600 ohm resistor into a 600 ohm load, add 6 dB to the output power before using the above equation.

These decimal numbers must be converted to hexadecimal form then stored in RAM (see RAM data write routine).

Hexadecimal numbers for DTMF generation are listed in Table 7-2 (a 9600 Hz sample rate is assumed). Power levels are selected to give the desired output power for each tone (-1 dBm for the high frequency tone and -3 dBm for the low frequency tone if terminated with a series 600  $\Omega$  resistor into a 600  $\Omega$  load) while compensating for modem filter characteristics.

## 7.3 DETECTING ANSWER TONE

Frequency detector bit FR1 (08:5) can be used to detect a 2100 Hz answer tone when connection to the remote modem is successful. Bit FR1 goes active (one) when energy above the turn-on threshold is present at 2100 Hz  $\pm 25$  Hz. At the end of the answer tone, FR1 returns to zero and data transmission can begin.

## 7.4 COMPLETE CALLING SEQUENCE

A complete calling sequence consists of several steps including modem configuration, telephone number selection, DTMF transmission, and answer tone detection. A sample flow chart for implementing an auto-dialer in host software is illustrated in Figure 7-1.

The auto-dialer routine may be entered at one of two points; either AUTO DIAL or REDIAL. When entering at AUTO DIAL, the host prompts the user to enter a phone number, which is then stored in the phone number buffer. When entering at REDIAL, the routine dials the number previously stored in the phone number buffer and does not issue a user prompt.

Interrupts not required during dialing are disabled to prevent errors in real time delays. Interrupt status is saved to allow restoring these interrupts when dialing is complete. The current modem configuration is saved prior to selecting the DTMF Transmit configuration, then restored at the completion of the auto-dialer routine to allow data transfer.

The commands for off-hook and request coupler cut through are typical of signals required by data access arrangements that may be connected to the modem for switched network operation.

Since the number to be dialed varies in length depending on the requirements of various PBX equipment, domestic telephone companies, and foreign PTTs, the number buffer must allow for numbers of different length. The method used in Figure 7-1 to determine the end of valid bytes in the buffer is zero recognition. After the last digit is entered, the carriage return must place a 00h (ASCII NUL character) in the buffer. All other bytes must be non-NUL ASCII characters. Only numeric characters (ASCII 30 through 39) are printed and dialed. Non-numeric characters are tested for comma and NUL. Comma causes a 2-second pause in dialing to allow for known delays in the telephone network or PBX. NUL ends the dialing portion of the routine and begins the answer tone detection portion. All other characters are ignored.

The answer tone detection logic allows 30 seconds for 2100 Hz recognition. If answer tone is not recognized within this time limit, the call is aborted. If answer tone is recognized, the routine jumps to the data handling software.

Table 7-2. DTMF Parameters

Digit	AREXx	ADDx (Hex)	CRx	BRx	DRx	Value (Hex)
0	0	21	1	0	0	1918
	0	22	1	0	0	23A0
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF
1	0	21	1	0	0	1296
	0	22	1	0	0	203D
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF
2	0	21	1	0	0	1296
	0	22	1	0	0	23A0
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF
3	0	21	1	0	0	1296
	0	22	1	0	0	2763
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF
4	0	21	1	0	0	1488
	0	22	1	0	0	203D
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF
5	0	21	1	0	0	1488
	0	22	1	0	0	23A0
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF
6	0	21	1	0	0	1488
	0	22	1	0	0	2763
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF
7	0	21	1	0	0	16B8
	0	22	1	0	0	203D
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF
8	0	21	1	0	0	16B8
	0	22	1	0	0	23A0
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF
9	0	21	1	0	0	16B8
	0	22	1	0	0	2763
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF

**Table 7-2. DTMF Parameters (Cont'd)**

Digit	AREXx	ADDx (Hex)	CRx	BRx	DRx	Value (Hex)
*	0	21	1	0	0	1918
	0	22	1	0	0	203D
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF
#	0	21	1	0	0	1918
	0	22	1	0	0	2763
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF
A	0	21	1	0	0	1296
	0	22	1	0	0	2B8C
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF
B	0	21	1	0	0	1488
	0	22	1	0	0	2B8C
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF
C	0	21	1	0	0	16B8
	0	22	1	0	0	2B8C
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF
D	0	21	1	0	0	1918
	0	22	1	0	0	2B8C
	0	22	0	0	0	65AB
	0	23	0	0	0	7FFF

## 7.5 SINGLE TONE GENERATION

In OEM equipment that combines the features of a modem with those of a telephone handset, the tone generators may be used to generate a caller reassurance tone (or even music) while the caller is kept on hold. To generate a single tone, make sure one of the oscillators is set to zero frequency or zero amplitude while the other oscillator is set to the desired frequency and amplitude. Common parameters for single tone generation are listed in Table 7-3. (A 9600 Hz sample rate is assumed.)

**Table 7-3. Common Single Tone Parameters**

Parameter	Frequency	Value (Hex)
CED	2100 Hz	3800
CNG	1100 Hz	1D55




Figure 7-1. Autodialer Flowchart




Figure 7-1. Autodialer Flowchart (Cont'd)




Figure 7-1. Autodialer Flowchart (Cont'd)

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

This page is intentionally blank.

## 8. VOICE CODEC AND AUDIO CODEC MODES WITH ROOM MONITOR

The voice codec compresses voice with near toll quality playback at an average rate of 2.9 kbps (CONF=90h) or at a fixed rate of 4.7 kbps (CONF=98h). An average rate of 2.9 kbps provides 24 minutes of stored voice messages in 4 Mbits of memory. Optional error correction coding allows voice message storage in audio-grade random access memories (ARAM) at an average rate of less than 3.15 kbps or at a fixed rate of 5.0 kbps.

The audio codec compresses audio (e.g., music/voice) using an ADPCM algorithm at 24 kbps (CONF=92h) or 32 kbps (CONF=94h) for highest fidelity reproduction.

Available DTMF detect, tone detect, and tone transmit functions provide for a complete digital telephone answering machine (DTAM) implementation. DTMF detect (see Section 3.2.5) and three tone detectors operate continuously. A local line echo canceller (LEC) is used for improved DTMF and tone detection during voice and audio decoder operations. Dual/single tone transmission is permitted when the decoder is disabled (see parameters 6,7,8, and 9 in Section 4.2 and control bit RTSP in Table 3-1)

The input source for the voice encoder, audio encoder, DTMF detect, and tone detect may be either the internal integrated analog codec (IIA) or the external integrated analog codec (XIA). The output destination for the voice decoder, audio decoder, and dual/single tone transmit may be either the IIA or both the IIA and the XIA (see control bit CODECS in Table 3-1).

Room Monitor allows the remote-end user to monitor the local room activity by listening to audio captured by the microphone connected to either the IIA or XIA input. The voice codec, audio codec, DTMF detect, tone detect, and tone transmit functions are also available during room monitor operation.

### 8.1 VOICE ENCODER AND AUDIO ENCODER


Encoder error correction coding must be enabled for voice encoder compression of messages with error correction and disabled for messages compressed without error correction (see control bit HDLC in Table 3-1).

The encoder is enabled by setting control bit CDEN (1A:4). The encoder output data is transferred from the encoder to the host one byte at a time. Each byte is read from DBUFF (see Table 3-1) in response to a modem generated interrupt (see status bit B2A in Table 3-1). The maximum time interval between interrupts is seven sample periods for the voice encoder and one sample period for the audio encoder. The voice codec time interval is programmable having a default value of three sample periods (see parameter 66 in Section 4.2). Since this parameter is used for both encoder and decoder, the host must rewrite the desired interrupt time interval between encoder and decoder operations if this value is different from the default value of three sample periods.

The encoder output is organized into data blocks. The variable rate voice encoder's output is organized into variable length data blocks from 4 to 38 bytes. The fixed rate voice encoder's output is organized into fixed length data blocks. Without error correction coding the repeated data block sequence is 35, 36, 36, 36 bytes. With error correction coding the repeated sequence is 37, 38, 37, 38, 38, 37, 38, 38 bytes. The audio encoder's output is organized into fixed length blocks of 120 bytes at 32k bps and 90 bytes at 24 kbps.

A data overrun condition will occur if the host does not complete the transfer of the current data block when the next data block is ready for transfer. When an overrun occurs the encoder sets status bit VOVUN (17:0). The encoder input samples may be discarded and encoding suspended. Encoding continues after data transfer resumes and the encoder resets VOVUN.

For an encoder implementation example refer to the flowchart shown in Figure 8-1.



1070F8-1

Figure 8-1. Encoder Implementation

## 8.1.1 Voice and Audio Activated Message Encoding

Voice and Audio activated recording maximizes RAM storage efficiency. By setting control bit VOXREC (1A:3) before enabling the encoder, the host automatically eliminates beginning of message silence or background noise by delaying encoding until status bit VOX (17:3) is set.

The encoder sets status bit VOX when the average energy of the message being encoded exceeds the VOX Turn-On Threshold (see parameter 55 in Section 4.2).

## 8.1.2 End of Message Detection

Accurate end of message detection improves RAM storage efficiency. The end of the message is reached when the status bit VOX (17:3) remains reset for a period of time monitored by the host. All or part of the encoded data stored during this interval may be discarded.

The encoder resets status bit VOX when the average energy of the input is less than the VOX Turn-Off Threshold (parameter 56 in Section 4.2) for a period of time greater than the voice and audio encoder's energy averaging filter time constant. This time constant is programmable (see parameters 57 and 58 in Section 4.2).

## 8.1.3 Encoder Automatic Gain Control (AGC)

The encoder AGC achieves uniform playback energy levels by controlling the average energy of the voice or audio input. The host may choose to disable the AGC using control bit AGCDIS (1A:2). Disabling the AGC is not recommended unless nonuniform playback energy levels are desired. For each design the AGC parameter values must be adjusted to establish the preferred playback level if different from the default selection. Selected parameter values are to be written to modem RAM using RAM Access (see Section 4) after each voice or audio encoder mode configuration. Two encoder AGC's are provided: *Energy AGC* and *Classifier AGC*. AGC selection is performed using control bit AGCSEL (14:6).

The *Energy AGC* is fully compatible with the and RFX144V12/ RFX96V12 and RFX144V12-S/ RFX96V12-S voice encoder AGC, and may be used with either the voice encoder or audio encoder. Control bit DCVOX (14:5) has been added to the *Energy AGC* to provide background noise suppression. With DCVOX reset the AGC gain is applied to the input only when status bit VOX (17:3) is set. The four *Energy AGC* parameters are the Energy Reference Level, Slew Rate, Gain Adaptation Threshold, and Maximum Gain (parameters 59, 60, 61, and 62 in Section 4.2).

The *Classifier AGC*, optimized for voice input, relies upon a voice classifier to decide when to adapt the gain using an advanced adaptation algorithm. The *Classifier AGC*, with control bit ENUPDT (14:5) set, compares the average input energy against an energy threshold to decide when to adapt the gain. The voice classifier dependent gain adaptation is preferred with voice input. The energy threshold dependent gain adaptation is preferred with audio input. The three *Classifier AGC* parameters are the Energy Reference Level, Gain Adaptation Threshold, and the Maximum Gain (see parameters 65, 61, and 64 in Section 4.2).

A diagram of the AGC operation is shown in Figure 8-2. Flowcharts for selecting the AGC parameters values are shown in Figure 8-3 and Figure 8-4. Figure 8-5 shows the operating envelope for the AGC parameters.




Figure 8-2. AGC Operation





Figure 8-3. AGC Implementation

1070F8-4A



1070F8-4B

Figure 8-4. AGC Implementation




Figure 8-5. AGC Parameters Operating Envelope

## Energy Reference Level

The Energy Reference Level establishes the desired playback energy level. Input with energy greater than the Energy Reference Level will be attenuated. Input with energy less than the Energy Reference Level will be increased.

## Gain Adaptation Threshold

The AGC adapts the gain if the average input energy exceeds the Gain Adaptation Threshold. The Gain Adaptation Threshold should be positioned below the Energy Reference Level, above the expected background noise energy level, and above the VOX Turn-On Threshold if the *Energy AGC* is selected with control bit DCVOX (14:5) reset.

## Maximum Gain

The Maximum Gain limits the gain applied by the AGC to the input. Input with energy below the Energy Reference Level will receive an energy gain less than or equal to the Maximum Gain.

## Slew Rate

The Slew Rate controls the convergence of the input energy level to the Energy Reference Level. A larger slew rate will allow fast convergence and a smaller slew rate will allow slow convergence.

## A Procedure For Parameter Selection

If the *Classifier AGC* is selected ignore references to Gain Adaptation Threshold and Slew Rate. If the *Classifier AGC* is selected and control bit ENUPDT (14:5) set, ignore references to Slew Rate. Parameter selection should proceed in order from step one through step seven.

1. With the AGC disabled encode a 20-second reference message. This reference message is any message having uniform energy that establishes the desired playback level.
2. If *Energy AGC* selected set the Maximum Gain parameter to 0000h. If *Classifier AGC* selected set the Maximum Gain parameter to 7FFFh.
3. With the AGC enabled encode a message having uniform energy distinctively greater than the reference message and background noise. Begin message playback and compare the playback level of the message to the playback level of the reference message. If the playback level is less/greater than the playback level of the reference message, increase/decrease the AGC Energy Reference Level. Repeat until playback levels are equal. Note that if the message playback level remains distinctively greater than the reference message playback level although the Energy Reference Level has been repeatedly decreased, decrease the Gain Adaptation Threshold until the message playback level decreases and then continue adjusting the Energy Reference Level as needed.
4. With the AGC enabled encode a message having uniform energy distinctively less than the reference message and distinctively greater than the background noise. Begin message playback and compare the playback level of this message to the playback level of the reference message. If the message playback level remains distinctively less than the reference message playback level, slowly decrease the Gain Adaptation Threshold. If the message playback level becomes significantly greater than the reference message playback level, slowly increase the Gain Adaptation Threshold. Repeat until the playback levels are approximately equal.
5. With the AGC enabled encode a message having uniform energy distinctively less than the reference message and distinctively greater than the background noise as was done in step four. Begin message playback and compare the playback level of this message to the playback level of the reference message. Slowly decrease the AGC Maximum Gain. Repeat until the message playback level is less than the reference message playback level. Restore the Maximum Gain parameter to its previous value where the playback levels remained equal.
6. Set the Slew Rate parameter to 7FFFh. With the AGC enabled encode a message having uniform energy distinctively less than the reference message and distinctively greater than the background noise as was done in steps four and five. Begin message playback. If the playback level oscillates reduce the Slew Rate and repeat until there are no oscillations. With the AGC enabled encode a message having uniform energy distinctively greater than the reference message and background noise as was done in step three. Begin message playback. If the playback level oscillates reduce the Slew Rate and repeat until there are no oscillations.
7. AGC parameter selection completed. Save all AGC parameters for later use.

## 8.2 VOICE DECODER AND AUDIO DECODER

Decoder error correction coding must be enabled for voice decoder playback of messages compressed with error correction and disabled for messages compressed without error correction (see control bit HDLC in Table 3-1).

The decoder is enabled by setting control bit DCDEN (1A:5). The decoder input data is transferred from the host to the decoder one byte at a time. Each byte is written to DBUFF (see Table 3-1) in response to a modem generated interrupt (see status bit B2A in Table 3-1). The maximum time interval between interrupts is three sample periods for the voice decoder and one sample period for the audio decoder. The voice codec time interval is programmable having a default value of three sample periods (see parameter 66 in Section 4.2). Since this parameter is used for both the encoder and decoder, the host must rewrite the desired interrupt time interval between encoder and decoder operations if this value is different from the default value of three sample periods.


The host writes blocks of decoder input data to the decoder. The variable rate voice decoder has variable length data blocks from 4 to 38 bytes. The fixed rate voice decoder's input is a repeated sequence of fixed length data blocks. Without error correction coding this sequence is 36, 36, 36, 35 bytes, and with error correction coding this sequence is 38, 38, 37, 38, 38, 37, 38, 37 bytes. The audio decoder's input is a fixed length data block of 120 bytes at 32 kbps or 90 bytes at 24 kbps.

A data underrun condition will occur when the decoder has completed decoding and playback of its last data block, and the host has not completed transfer of the next data block. When an underrun occurs the decoder sets status bit VOVUN (17:0) and suspends message playback. During this suspension the decoder output samples are forced to zero. To intentionally pause the decoder, the host may choose to halt data transfer to force an underrun condition. Message playback continues after data transfer resumes and the decoder resets VOVUN.

The voice decoder provides the host with four optional pitch synchronous playback speeds. The playback speed may be arbitrarily changed at any time during message playback (see control bits FAST33, FAST50, NORM, and SLOW in Table 3-1). At 33% faster playback speed, the message is played back in 67% of the original recorded message time. At 50% faster playback speed, the message is played back in 50% of the original recorded message time. At normal playback speed, the message is played back in the same period of time as the original recorded message. At 50% slower playback speed, the message is played back in 150% of the original recorded message time.

Decoder output volume control provides 2 dB gain when control bit VOLUP (0E:6) is set and 2 dB loss when control bit VOLDWN (0E:5) is set. The decoder resets bits VOLUP and VOLDWN after making the appropriate volume adjustment. The volume control range is 0 dB to -40 dB. The lower limit is programmable (see parameter 67 in section 4-2).

For decoder implementation refer to flowchart shown in Figure 8-6.



1070F8-6

Figure 8-6. Decoder Implementation

## 8.3 ERROR CORRECTION CODING AND ARAM MESSAGE STORAGE

The host enables voice encoder error correction coding by setting control bit HDLC (7:0) prior to message encoding. Optional error correction coding allows message storage in audio-grade random access memories (ARAMs) at an average rate of less than 3.15 kbps or at a fixed rate of 5.0 kbps.

ARAMs must be mapped to identify those regions designated unsuitable for storing encoded message data. The address of the unsuitable regions require error free storage locations in the ARAM. The size of this address storage location specifies the maximum number of unsuitable regions an ARAM may have.

An unsuitable ARAM segment begins with two bad bits separated by less than 30 good bits and ends at the first bad bit followed by 30 good bits. Unsuitable ARAM regions are defined by these ARAM segments. Examples of unsuitable regions for a 4 Mbit (1M x 4) ARAM are the segment itself, the row of 4096 bits containing the segment, and the entire ARAM containing at least one segment.

Additionally, the number of bad bits in the suitable ARAM region should not exceed 0.1% of the total number of bits in that region. Use of bad bits in excess of 0.1% is not prohibited, but playback quality will gradually decrease as the percentage increases.

## 8.4 ROOM MONITOR

Room Monitor allows the remote-end user to monitor the local room activity by listening to audio captured by the microphone connected to the XIA input or, in the absence of the XIA, to the IIA input. Room monitor operation is available in all voice codec modes and audio codec modes with DTMF detect, tone detect, and tone transmit features. Room Monitor volume control is provided in 6 dB steps to improve monitoring capability (see parameter 68 in Section 4-2). Room monitor without XIA is entered by setting control bit RMM (07:5) prior to mode configuration. Room monitor with the XIA is entered by setting control bits RMM and CODECS (07:6) prior to mode configuration.

With the XIA present, the Line In connects to the IIA input, the Line Out connects to the IIA output, the Microphone In connects to the XIA input, and the Speaker Out connects to the XIA output. A typical Room Monitor session with XIA may proceed as follows:

1. The remote-end user is greeted by an outgoing message (OGM) from the voice or audio decoder. The remote-end user sends a known DTMF sequence requesting Room Monitor that is received and detected.
2. Control bits RMM and CODECS are set and voice or audio codec configuration selected. An OGM is sent informing the remote-end user of the available options. For example, "Room Monitor Enabled. Press 1 to increase volume. Press 2 to record. Press 3 to end recording. Press 4 to end Room Monitor. <BEEP>."
3. The remote-end user responds, the DTMF signal is detected, and the proper action initiated.

Note that tone transmission while recording with either the voice encoder or audio encoder will transmit the dual/single tone to both the IIA and XIA output. When not recording, tone transmission will transmit the dual/single tone to the IIA output.

Room Monitor without the XIA requires that the IIA input be switched between the Line In and Microphone In as needed, and the Line Out connected to the IIA output. Since during Room Monitor the IIA input is connected to the Microphone In, there can be no DTMF or tone detection. For DTMF or tone detection to occur, at regular intervals the Room Monitor must be disabled, the IIA input switched to Line In, and the configuration made to voice codec or audio codec mode. Now an OGM may be sent and the remote-end user's response detected. A typical Room Monitor session without XIA may proceed as follows:

1. The remote-end user is greeted by an OGM from the voice or audio decoder. The remote-end user sends a DTMF sequence requesting Room Monitor that is received and detected.
2. An OGM is sent requesting the remote-end user to specify a Room Monitor period. For example, "Enter the Room Monitor period. Enter the number of seconds then press \*. <BEEP>."
3. The remote-end user responds, the DTMF signals are detected, and a timer is initialized.
4. An OGM is sent informing the remote-end user of the available options. For example, "Room Monitor Enabled. Press 1 to increase volume. Press 2 to record. Press 3 to end recording. Press 4 to end Room Monitor. <BEEP>."
5. The remote-end user responds and the DTMF signal is detected. The IIA input is switched to the Microphone In, control bit RMM is set, and voice or audio codec configuration selected. The timer is started and the proper action initiated.
6. Short tone bursts may be sent at regular intervals to inform the remote-end user that the Room Monitor period is counting down, "<BEEP>".

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

7. The timer expires. The IIA input is switched to the Line IN, control bit RMM is reset, and voice or audio codec configuration selected. Go to step 2 or go to step 4 with timer reinitialized to same Room Monitor period.

### 8.5 TONE DETECTION

The tone detectors operate with either 8000 Hz or 4000 Hz sample rate (see control bit TND8K in Table 3-1). All tone detector filters need to be designed with the 8000 Hz or 4000 Hz sample rate (see Section 6). The 4000 Hz sample rate is required only when the voice encoder is enabled during Room Monitor operation.

When using the 4000 Hz sample rate, tones appearing in the 2 kHz to 4 kHz frequency band will be folded back into the 0 Hz to 2 kHz frequency band. Therefore the tone detector filter center frequencies must also be folded into this lower band by subtracting the filter center frequency from the 4000 Hz sample rate. For example, to detect a tone transmitted at 2100 Hz, program the tone detector filter using a center frequency 1900 Hz.

## 9. T.30 IMPLEMENTATION

### 9.1 GENERAL

CCITT Recommendation T.30 details procedures for facsimile transmission over the PSTN. This standard describes how to initiate, complete, and end a fax transmission. This section describes methods to set up host software to implement T.30.

A basic block diagram of a Group 3 facsimile machine is shown in Figure 9-1. The MONOFAX modem performs the modulation/demodulation process. The fax machine manufacturer must implement the interface between the modem (T.30), the data compression/decompression (T.4), and the interface to the scanner and printer.

There are five phases (A-E) to the T.30 facsimile protocol. Phase A is the call setup, in which both facsimile machines connect to the line. Phase B is a pre-message procedure which consists of identification and command sections. The actual high speed message transmission occurs during Phase C. This is followed by the post-message procedure or Phase D. Both facsimile machines release the line in Phase E.

Figure 9-2 illustrates a typical Group 3 facsimile procedure. This example on T.30 describes a facsimile call where the calling unit (originate) transmits a documents to a called unit (answer). Phase E is not included in this example since it is the call release and both ends hang up.

#### 9.1.1 Phase A

T.30 specifies that call establishment can be realized one of four ways. The four methods of call establishment are: manual-to-manual, manual-to-automatic, automatic-to-manual, and automatic-to-automatic. Manual corresponds to operator or human intervention while automatic means machine only. The explanation that follows describes an automatic-to-automatic example.

The calling unit, or originating fax, first transmits a calling tone (CNG) to indicate it is a non-speech terminal.

Figure 9-3 describes how to set up the modem to generate a 1100 Hz (CNG) tone. Figure 9-4 describes how to set up the modem to detect a 1100 Hz tone. The called unit, or answering fax, then responds with a called station ID (CED). Figure 9-5 and Figure 9-6 describe how to accomplish this task. The end of Phase A is signified after the called unit sends a 2100 Hz (CED) tone and the calling unit has detected this tone. Some facsimile manufacturers do not configure the modem to detect these tones. In this case, the modem looks for the preamble of flags (see phase B).

#### 9.1.2 Phase B

The pre-message procedure consists of the handshake. One machine sends an identification signal and the other machine responds with a command signal. A training check is sent at a high speed and the receiving machine informs the transmitting machine if the training check was successful. This usually occurs at V.21 300 bps Frequency Shift Keying (FSK) modulation in HDLC format.

HDLC stands for High level Data Link Control. It is a standard procedure used for data communications. HDLC is a bit-oriented protocol (normally used in synchronous communications) that defines how the data being sent over the data link is organized and arranged.

When using the HDLC protocol, the data is transmitted via frames. These frames organize the data into a format specified by an ISO (International Standards Organization) standard that enables the transmitting and receiving station to synchronize with each other. Figure 9-7 illustrates the HDLC frame structure used for the facsimile protocol.


The preamble is a series of HDLC Flags for one second  $\pm 15\%$ . The purpose of the 7E flags is to condition the line. The flag sequence defines the beginning and ending of a frame. The address field is required to provide identification for multi-point addressing. For PSTN the format is 11111111. The control field's purpose is to provide the capability of encoding the commands and responses. The format is 1100X000 (X=0 non-final frame; X=1 final frame).

The HDLC information field provides the specific information for the control and message interchange between the two stations. In the fax protocol the format for the information field consists of two parts, the Facsimile Control Field (FCF) and the Facsimile Information Field (FIF).

The FCF contains information regarding the type of information being exchanged and the position in the overall sequence. The acronyms, functions, and format for FCF commands are defined in the T.30 Recommendation. The FIF contains additional information which further clarifies the facsimile procedure. Some examples of some information communicated with the FIF are: group capability, data rate, vertical resolution, coding scheme, recording width, recording length, and minimum scan line time.

The Frame Check Sequence (FCS) follows the FIF. The modem automatically generates the FCS or Cyclic Redundancy Check (CRC). The frame ends with an ending 7E flag. It is recommended that more than one ending flag be transmitted.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide




**Figure 9-1. Basic Block Diagram of G3 Facsimile**

CALLING UNIT	CALLED UNIT
<p>PHASE A</p> <p><b>CNG</b></p>	<p>CALLING TONE: 1100 Hz, 0.5S ON/3S OFF INDICATE NON-SPEECH TERMINAL</p> <p>CEP</p> <p>CALLED STATION ID: 2100 Hz, 2.6S &lt;ON &lt;4S</p>
<p>PHASE B</p> <p><b>DCS</b></p> <p><b>TCF</b></p>	<p><b>DIS</b></p> <p>DIGITAL ID SIGNAL: 300 BPS FSK, HDLC FORMAT</p> <p>DIGITAL COMMAND SIGNAL: 300 BPS FSK, HDLC FORMAT</p> <p>TRAINING CHECK: HIGH SPEED TRAIN FOLLOWED BY 1.5S OF ZEROS</p> <p>CONFIRMATION TO RECEIVE: 300 BPS FSK, HDLC FORMAT</p> <p><b>CFR</b></p>
<p>PHASE C</p> <p><b>MESS</b></p>	<p>TRANSMITS DOCUMENT</p>
<p>PHASE D</p> <p><b>EOM</b></p>	<p>END OF MESSAGE: 300 BPS FSK, HDLC FORMAT EOP, MPS OR PRI-Q MAY BE SENT</p> <p>MESSAGE CONFIRMATION: 300 BPS, HDLC FORMAT POST-MESSAGE RESPONSE OF RTP, RTN, PIP OR PIN MAY BE SENT</p> <p><b>MCF</b></p>


1070F9-02 G3

**Figure 9-2. G3 Facsimile Procedure**




1070F9-3

Figure 9-3. Transmit Calling Tone (CNG) (1100 Hz)




1070F9-4

Figure 9-4. Detecting CNG Tone (1100 Hz)



1070F9-5

Figure 9-5. Transmit Called Tone (CED) (2100 Hz)



1070F9-6

Figure 9-6. Detecting CED Tone (2100 Hz)




Figure 9-7. HDLC Frame Structure

After the modem has been configured for FSK, the Digital Identification Signal (DIS) is transmitted by the called unit. The DIS informs the calling unit about the called unit's capabilities such as group capability (G1, G2, G3), data rate, vertical resolution, coding scheme (Modified Huffman, Modified Read), recording width, recording length, and minimum scan line time. The calling unit then responds with a Digital Command Signal (DCS) which informs the called unit which options are chosen to complete this facsimile call.

After the DCS is transmitted, both the calling unit and the called unit set up for the high speed configuration that was chosen and transmitted via the DCS. A Training Check (TCF) is transmitted by the calling unit to verify training and give an indication of channel acceptability for the selected data rate. The TCF consists of a series of zeros for 1.5 seconds  $\pm 10\%$ . Since the called unit knows it will be receiving 1.5 seconds of zeros, the host can make a decision whether the line is good enough at the chosen data rate or fallback to a slower speed.

After completing the TCF, the calling unit and the called unit re-configures for FSK, HDLC format. The called unit then transmits either a Confirmation to Receive (CFR) or a Failure To Train (FTT). The CFR is a response informing the calling unit of a successful pre-message procedure completion. A FTT informs the calling unit that the training signal was rejected and requests re-training. If a FTT is received by the calling unit, the fax protocol jumps back to the transition of DCS and continues until finally a CFR is received or the calling unit host decides to terminate the call.

The fallback criterion based upon the modem performance information during TCF reception, for example, may consist of monitoring the number of bit errors or EQM number. If EQM is to be used as a fallback criterion for an acceptable BER performance, the minimum metric EQM number should be used for V.17/V.33 modes and the hard decision EQM number should be used for V.29 and V.27 ter modes (see Table 4-1 for RAM access codes and Section 4.2 for scaling information). Refer to the EQM and BER vs. S/N charts in Section 13 for a guideline on EQM numbers. The EQM numbers shown in the charts are the decimal equivalent to the 16-bit hexadecimal numbers divided by 256.

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

During TCF, EQMs that represent acceptable BERs can be used to determine whether or not to fallback. If a fallback is necessary, EQM can be used to choose the appropriate fallback mode for a desired BER.

### 9.1.3 Phase C

Phase C occurs after both facsimile machines have set up for the high speed configuration decided upon in phase B. The T.30 Error Correction Mode is addressed in a following section. This high speed message information is usually compressed data using a Modified Huffman (MH) or Modified Read (MR) algorithm. The host processor must perform the MH or MR compression before loading the data into the modem. On the receive end, the host processor must perform the MH or MR decompression.

The start of phase C is denoted by an End Of Line (EOL) 8-bit code. The data follows this first EOL character until the end of the line. Another EOL character is transmitted to indicate a new line. A minimum transmission time of a total coded scan line is measured from the beginning of the EOL to the beginning of the following EOL. If the transmitted data requires less time than the minimum transmission time, fill bits must be transmitted. Six consecutive EOL character constitute a Return To Control (RTC) command meaning end of document transmission. Figure 9-8 illustrates the phase C format.

### 9.1.4 Phase D

The post-message phase D procedure uses FSK and HDLC format. The calling station will typically send an End Of Message (EOM) signal. This FCF command (EOM) informs the called station that this is the end of the page and return to Phase B. A Multi-Page Signaling (MPS) or End Of Procedure (EOP) signal may be sent instead of EOM. The MPS signal informs the called unit that there are more pages in this facsimile transmission. EOP signals the end of the facsimile transmission. Procedure Interrupt-EOM (PRI-EOM), Procedure Interrupt-MPS (PRI-MPS), and Procedure Interrupt-EOP (PRI-EOP) indicate the same as EOM, MPS, and EOP, respectively, with the additional optional capability of requesting operator intervention. If operator intervention is required, further facsimile procedures commence at the beginning of phase B.

The called station might respond to an EOM, MPS, or EOP signal with a Message Confirmation (MCF) command. This FCF command indicates to the calling unit that the complete message was received. One of the following FCF commands may be sent instead of the MCF: Re-Train Positive (RTP), Re-Train Negative (RTN), Procedure Interrupt Positive (PIP), or Procedure Interrupt Negative (PIN). RTP indicates that a complete message has been received and that additional messages may follow after retransmission of TCF and CFR. RTN indicates that the previous message has not been satisfactorily received, however, further receptions may be possible provided there is a retransmission of TCF and CFR. PIP and PIN indicate that the previous message was received satisfactorily or not satisfactorily, respectively, and operator intervention is required for further transmissions.

### 9.1.5 Phase E

Call Release, or phase E, occurs after the last post-message signal of the procedure or under certain conditions such as a time-out, procedural interrupt, or a Disconnect (DCN) command. The DCN command indicates the initiation of phase E. This command requires no response.

### 9.1.6 Flowcharts

Figure 9-9 through Figure 9-15 illustrate how to implement certain phase B procedures. The examples show how the modem can be set up using the internal HDLC framing capabilities.

Figure 9-9 describes how to transmit FSK/HDLC signals such as DIS, DCS, DTC, CFR, FTT, etc. Three subroutines are called out: the low speed configuration, the transmit preamble, and interrupt-driven transmit routine. A Programmable Interrupt set-up is required in the receiver to determine if it is the end of the frame and if the frame was received correctly.

Figure 9-10 describes how to set this up. The Low Speed Configuration subroutine is shown on Figure 9-11. Since the HDLC function is being used, the parallel data mode is enabled. The Transmit Preamble routine is shown on Figure 9-12. When the modem is configured in HDLC mode by setting RTSP, the modem will automatically transmit flags. The Interrupt-Driven Transmit routine is illustrated in Figure 9-13.

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

The hardware  $\sim$ IRQ1 pin must be monitored for interrupts. The  $\sim$ IRQ1 pin will become active (go low) when the modem is ready for a byte of data. This data should be loaded into the Data Buffer Register, DBUFF. When the  $\sim$ IRQ1 returns low, the modem is ready for the next byte of data. Alternately,  $\sim$ IRQ2 can be used.


Figure 9-14 describes how to receive FSK/HDLC signals. The Interrupt-Driven Low Speed Receive routine is shown on Figure 9-15.

After  $\sim$ IRQ1 is low, the Buffer 2 Available (B2A) bit is polled to determine if the next byte must be read by the host. If B2A is a 0, the Programmable Interrupt Request (PIREQ) bit is polled to determine if one of the programmable interrupt bits caused the interrupt. If Abort/Idle (ABIDL) is a 1, then an abort or idle sequence is being received. If ABIDL is a 0, then a Return from Subroutine is executed and the End of Frame bit is checked to see if it is the end of the frame. The Cyclic Redundancy Check (CRC) bit is looked at to determine if the current frame was received correctly. Figure 9-16 shows how to re-configure the modem to a high speed configuration. This procedure will be used again when entering phase C. Figure 9-17 describes how to transmit the TCF or one second of zeros. Figure 9-18 describes the High Speed Message Transmission. This procedure is similar to the Low Speed Message Transmission. The High Speed Configuration is located at Figure 9-16.


The High Speed Interrupt-Driven Transmit routine is in Figure 9-19. This is also similar to the low speed procedure.

The High Speed Message Reception procedure is illustrated in Figure 9-20. The High Speed Interrupt-Driven Receive subroutine is in Figure 9-21. Included in the High Speed Message Reception procedure is an optional Ensure Valid Train subroutine (Figure 9-22). This procedure is recommended to ensure that a valid training sequence is accomplished when noise is above the RLSD turn-on threshold.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide



**Figure 9-8. Phase C Format**



1070F9-9

Figure 9-9. Transmit FSK/HDLC Signals




Figure 9-10. Setup for Programmable Interrupt




Figure 9-11. Low Speed Configuration Subroutine.






Figure 9-12. Transmit Preamble




1070F9-13

Figure 9-13. Low Speed Interrupt-Driven Transmit



1070F9-14

Figure 9-14. Receive FSK/HDLC Signals.



1070F9-15

Figure 9-15. Low Speed Interrupt-Driven Receive




Figure 9-16. High Speed Configuration Setup




Figure 9-17. Transmitting TCF




Figure 9-18. High Speed Message Transmission




Figure 9-19. High Speed Interrupt-Driven Transmit




Figure 9-20. High Speed Reception Setup





Figure 9-21. High Speed Interrupt Driven Receive



1070F9-22

Figure 9-22. Valid Training Sequence Check

## 9.2 ERROR CORRECTION MODE

### 9.2.1 General

The revised T.30 contains an Error Correction Mode (ECM) option. The ECM allows the phase C portion of the facsimile transmission to be encoded in a HDLC framing format using a specified number of bits in the information field. The transmitted high speed message is broken up into a number of frames identified by frame numbers. If an error is detected during reception of the message, the called station records the frame number. After all the frames in the message has been received, the called station transmits the frame numbers that were received in error. The calling station then re-transmits only those frames in error. This continues until the entire message is received error free or the calling station decides not to transmit any more frames.

The error detection is performed by comparing the CRC or FCS. Using ECM, the data rate can be as fast as 14,400 bps, therefore, the host microprocessor cannot keep up implementing HDLC without the use of a serial I/O device. The modem provides HDLC features at speeds up to 14,400 bps.

### 9.2.2 ECM Frame Structure

In Error Correction Mode, one frame of facsimile data consists of 256 or 64 octets of data. Each page may contain 1 to 256 frames. Also, 1 to 256 pages may be transmitted. The ECM frame structure is illustrated in Figure 9-23. Following the high speed training sequence, the flag, address field, and control field is transmitted. In ECM, Flag = 7E, Address = FF, and Control = B0. The Facsimile Control Field for the Facsimile Coded Data block (FCD) is 60. The frame number follows the FCF for FCD, followed by the facsimile data. Pad bits such as EOL, Tag, and Align bits follow the facsimile data. Finally, the FCS check and the ending flag is transmitted.


After 256 frames, a Return Control for Partial page (RCP) block is transmitted three times. The RCP block consists of the same Flag, Address Field, and Control field followed by the FCF for RCP. The FCS immediately follows with the ending flag. After the third RCP, a maximum of 50 ms of flags are transmitted.

An ECM message protocol example is shown in Figure 9-24. The bold arrows are high speed transmissions and the other arrows are FSK transmissions. The example is self-explanatory. If more information is needed, refer to the T.30 ECM specification.

In this paragraph the Q refers to the NULL, EOP, MPS, or EOM Facsimile Control Field commands. The Partial Page Signals (PPS-Q) and Partial Page Request (PPR) frame structures are shown in Figure 9-25. The PPS-Q frame begins with the same Flag, Address field, and Control field. Two FCF commands follow. The first FCF transmitted is to indicate PPS. The second FCF is either NULL, EOP, MPS, or EOM. The page count followed by the block count, followed by the total number of frames in the block are transmitted next. The FCS and ending flag are finally transmitted.


The PPR frame structure also begins with the same Flag, Address, and Control field. The FCF for PPR is the next octet. The FIF consists of 256 or 64 bits depending on how many frames were transmitted. The contents of FIF is either a 0 or a 1. The bit number corresponds to the frame number and a 0 indicates the frames was received correctly and a 1 indicates an incorrect frame was received.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide




**Figure 9-23. ECM Frame Structure**

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide





AFTER 4TH REQUEST FOR RETRANSMISSION OF ERRORED FRAMES ON THE SAME BLOCK, THE TRANSMITTER MAY RESPOND WITH:



1070F9-24 ECM Msg


**Figure 9-24. ECM Message Protocol Example**



**FSK 300 BPS**

- F = FLAG**
- A = ADDRESS FIELD**
- C = CONTROL FIELD**
- FCS = FRAME CHECK SEQUENCE**

**PPR FRAME STRUCTURE**



1070F9-25

**Figure 9-25. PPS and PPR Frame Structure**

### 9.3 SIGNAL RECOGNITION ALGORITHM

#### 9.3.1 FSK vs. High Speed

A method of determining whether a high speed message or FSK handshaking is being received by the modem is necessary when implementing the T.30 recommendation. When the calling unit transmitter and called unit receiver configure for V.17, V.29, or V.27 ter, sometimes the high speed message may not be received (typically due to a noisy line). In this case, the calling unit transmitter will try to send the message up to three times before re-negotiating in FSK signaling. The called unit receiver must, therefore, be able to distinguish between a high speed message and FSK handshaking. This algorithm is shown in Figure 9-26.

#### 9.3.2 FAX vs. Voice

A method for determining whether a fax or voice message is being received is necessary for combined fax answering machines.


When configured for Voice/Audio Codec mode decoding of an outgoing message, three tone detectors are available. These detectors can be used to detect the fax 1100 Hz calling tone or the 1650 Hz fundamental energy of the FSK flags that begin some T.30 handshakes. The coefficients for FSK detection are shown in Table 9-1. The 1100 Hz calling tone detector coefficients are shown in Table 6-3 and Table 6-4. The algorithm for FSK detection in Voice Mode is shown in Figure 9-27.

The algorithm for CNG detection (1100 Hz) is shown in Figure 9-28.

**Table 9-1. FR3 Coefficient for 1650 Hz Detection**

	RAM Access Code (Hex) <sup>1</sup>	Coefficient Value(Hex) <sup>2</sup>	Coefficient Value(Hex) <sup>3</sup>
$\alpha_0$	31	0097	0113
$\alpha_1$	32	0000	FE7B
$\alpha_2$	33	FF69	0113
$\alpha'_0$	34	01D0	0113
$\alpha'_1$	35	0000	FE7B
$\alpha'_2$	36	FE30	0113
$\beta_1$	B2	97A8	25C4
$\beta_2$	B3	C12D	C12D
$\beta'_1$	B5	9588	23F8
$\beta'_2$	B6	C120	C120
$\alpha''$	B4	0145	00A3
$\beta''$	B1	7EBB	7F5C

1. AREXx = 0, BRx = 0, and CRx = 1.
2. 4000 Hz sample rate.
3. 8000 Hz sample rate.



1070F9-26

Figure 9-26. Signal Recognition Algorithm in High Speed Mode




Figure 9-27. FSK Signal Detection Algorithm in Voice Mode

1070F9-27




Figure 9-28. CNG Detection (1100 Hz) in Voice Mode

### 9.4 SHORT TRAIN EXAMPLE

An example of the host implementation of V.17 short train in T.30 is shown in Figure 9-29. The diagram shows the proper setting of control bits EQSV, EQFZ (optional), SHTR, and SETUP. The example starts at the beginning of TCF and the time line proceeds down the page from that point. It is assumed that the first TCF is successful and EQSV and EQFZ are properly reset to 0 prior to the long train V.17 reception.




Figure 9-29. Example V.17 Short Train Time Line

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

This page intentionally left blank.

## 10. CALLER ID

### 10.1 INTRODUCTION

Calling Number Delivery (CND), better known as Caller ID, is a telephone service intended for residential and small business customers. It allows the called Customer Premises Equipment (CPE) to receive a calling party's directory number and the date and time of the call during the first silent interval in the ringing cycle. The customer must contact a Bellcore Client Company to initiate CND service.

### 10.2 CALLING NUMBER DELIVERY SPECIFICATION

All of this CND information, according to Bellcore, is sent between the first and the second ring and starts as early as 300 ms after the first ring burst and ends at least 475 ms before the second ring burst.

The following information summarizes the CND information provided by Bellcore.

### 10.3 PARAMETERS

The data signaling interface has the following characteristics:

- Link Type: .....2-wire, simplex
- Transmission Scheme: ..Analog, phase-coherent FSK
- Logical 1 (mark): .....1200±12 Hz
- Logical 0 (space):.....2200±22 Hz
- Transmission Rate: .....1200 bps
- Transmission Level: .....-13.5±1 dBm into 900 Ω load

### 10.4 PROTOCOL

The protocol uses 8-bit data words (bytes), each bounded by a start bit and a stop bit. The CND message uses the Single Data Message format shown below.

Channel Seizure Signal	Carrier Signal	Message Type Word	Message Length Word	Data Word(s)	Checksum Word
------------------------	----------------	-------------------	---------------------	--------------	---------------

#### Channel Seizure Signal

The channel seizure signal is 30 continuous bytes of 55h (01010101). This provides a detectable alternating function to the modem.

#### Carrier Signal

The carrier signal consists of 130±25 ms of mark (1200 Hz) to condition the receiver for data.

#### Message Type Word

The message type word indicates the service and capability associated with the data message. The message type word for CND service is 04h (00000100).

#### Message Length Word

The message length word specifies the total number of data words to follow.

#### Data Words

The data words are encoded in ASCII and represent the following information:

- The first two words represent the month.
- The next two words represent the day of the month.
- The next two words represent the hour in local military time.
- The next two words represent the minute after the hour.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

The calling party's directory number is represented by the remaining words in the data word field. If the calling party's directory number is not available to the terminating central office, the data word field contains an ASCII "O". If the calling party invokes the privacy capability, the data word field contains an ASCII "P".

## Checksum Word

The Checksum word contains the two's complement of the modulo 256 sum of the other words in the data message (i.e., message type, message length, and data words). The receiving equipment may calculate the modulo 256 sum of the received words and add this sum to the received checksum word. A result of zero generally indicates that the message was correctly received. Message retransmission is not supported.

## Example CND Single Data Message

An example of a received CND message, beginning with the message type word, follows:

04 12 30 39 33 30 31 32 32 34 36 30 39 35 35 35 31 32 31 32 51

04h = Calling number delivery information code (message type word).

12h = 18 decimal; Number of data words (date, time, and directory number words).

ASCII 30, 39 = 09; September

ASCII 33, 30 = 30; 30th day

ASCII 31, 32 = 12; 12:00 PM

ASCII 32, 34 = 24; 24 minutes (i.e., 12:24 PM)

ASCII 36 30 39 35 35 35 31 32 31 32 = 609-555-1212; calling party's directory number.

51h = Checksum Word.




Figure 10-1. DAA Circuit Supporting CND

## 10.5 DAA REQUIREMENTS

To receive CND information, the modem monitors the phone line between the first and second ring bursts without causing the DAA to go off hook in the conventional sense, which would inhibit the transmission of CND information by the local central office. A simple modification to an existing DAA circuit (Figure 10-1) easily accomplishes the task.

With the addition of Q1 and K2, the DAA is AC-coupled to the phone line through the ring detect capacitor, C1, allowing the CND signal to pass to the modem while blocking DC loop current that would place the line off hook.

## 10.6 MODEM REQUIREMENTS

Although the data signaling interface parameters match those of a Bell 202 modem, the receiving CPE need not be a Bell 202 modem. A V.23 1200 bps modem receiver may be used to demodulate the Bell 202 signal.

The ring detection circuit, combined with a "Ring Detection" firmware routine done by the host, allows the host to activate and deactivate the CNDEN relay to monitor the telephone line for receiving the CND information.

After a valid ring is detected, the RI bit is set to indicate occurrence of the first ring burst to the host. The host waits for 250 ms of silence then activates the CNDEN line (see Figure 10-1) and configures the modem for CND reception as follows:

CONF = 22h

PDM = 1

SETUP = 1 and wait until SETUP = 0

Wait until CDET = 1

The received data is now available via DBUFF (10:0-7).

CNDEN must be deactivated by the host prior to the reception of the second ring burst.

## 10.7 APPLICATIONS

Flowcharts corresponding to the above process are shown in Figure 10-2.

Once CND information is received, the user may process the information in a number of ways.

1. The date, time, and calling party's directory number can be displayed.
2. Using a look-up table, the calling party's directory number can be correlated with his or her name and the name displayed.
3. CND information can also be used in additional ways such as for:
  - a) Bulletin board applications,
  - b) Black-listing applications,
  - c) Keeping logs of system user calls, or
  - d) Implementing a telemarketing data base.

## 10.8 REFERENCES

For more information on Calling Number Delivery (CND), refer to Bellcore publications TR-TSY-000030 and TR-TSY-000031.

To obtain Bellcore documents, contact:

Bellcore Customer Service  
60 New England Avenue, Room 1B252  
Piscataway, NJ 08834-4196  
(201) 699-5800




Figure 10-2. Caller ID Example Flowchart




Figure 10-2. Caller ID Example Flowchart (Cont'd)




Figure 10-2. Caller ID Example Flowchart (Cont'd)

## 11. DIGITAL EQUALIZATION/HIGH PASS FILTER

### 11.1 PROGRAMMABLE DIGITAL EQUALIZER (PDE)

A programmable digital equalizer is provided in the high speed receiver and transmitter paths as shown in Figure 11-1 and Figure 11-2.

The programmable digital equalizer consists of four cascaded biquads. This is similar to the tone detectors when cascaded by enabling bit 12TH. The programmable digital equalizer is enabled by setting bit PDEQZ. The block diagram is shown in Figure 11-3.

#### 11.1.1 PDE Frequency Response

The programmable digital equalizer defaults to a Japanese two link delay equalizer, with 1.1 dB gain at 2700 Hz. The frequency response curves are shown in Figure 11-4.

#### 11.1.2 PDE Coefficients

The equation to calculate the hex coefficients is:

$$\text{Coefficient}_{16} = \text{Coefficient} * 32768$$

The format is 16 bits, signed, twos complement. The coefficient range is from -1 (8000h) to +1 minus 1 least significant bit (7FFFh).

The poles and zeros are shown in Table 11-1.

The programmable digital equalizer RAM access codes are shown in Table 11-2.

Note that these parameters need to be changed only once. They are not written by the modem at any time other than power-on.

### 11.2 FIXED DIGITAL CABLE COMPROMISE EQUALIZER

An optional fixed cable compromise equalizer, enabled by setting bit DCABLE, is provided in the fax modes. Figure 11-1 shows its position in the receive path. Figure 11-2 shows its position in the transmit path. The digital cable equalizer frequency response is shown in Figure 11-5.

### 11.3 HIGH PASS FILTER

An optional digital high pass filter (HPF), enabled by setting bit HPFEN, is provided in all receive paths. Figure 11-1 shows its position in the receive path. Figure 11-6 and Figure 11-7 show the modem response with and without the high pass filter enabled, respectively. Note that this filter response is only valid in the 8000 Hz sample rate modes. For the 9600 Hz sample rate modes, the response is shifted such that the notch is at 72 Hz.




Figure 11-1. High Speed and V.21 Receive Signal Path




Figure 11-2. High Speed and V.21 Transmit Signal Path





Figure 11-3. PDE Block Diagram



1070F11-4

Figure 11-4. PDE Response

Table 11-1. PDE Poles and Zeros

Section Number	Poles	Zeros
1	0.794 @ 1215 Hz	1.26 @ 1215 Hz
2	0.798 @ 1728 Hz	1.25 @ 1728 Hz
3	0.793 @ 2241 Hz	1.26 @ 2241 Hz
4	0.830 @ 2713 Hz	1.27 @ 2713 Hz

Table 11-2. PDE PRAM Access Codes

Parameter	AREXx	BRx	CRx	IOx	ADDx	Read Reg. No.	Default Value (Hex)	Default Value (Dec)
a01/2	0	0	0	0	C6	0, 1	285C	0.31531771
a02	0	0	0	0	C8	0, 1	516C	0.63611724
a03	0	0	0	0	CA	0, 1	50A5	0.63002045
a04	0	0	0	0	CC	0, 1	4FB4	0.62269083
a11/2	0	0	1	0	46	2, 3	B8D1	-0.55611875
a21/2	0	0	1	0	47	2, 3	C000	-0.50000000
a12	0	0	1	0	48	2, 3	A8FF	-0.67972752
a22	0	0	1	0	49	2, 3	8000	-1.00000000
a13	0	0	1	0	4A	2, 3	EAD7	-0.16531356
a23	0	0	1	0	4B	2, 3	8000	-1.00000000
a14	0	0	1	0	4C	2, 3	291D	0.32118352
a24	0	0	1	0	4D	2, 3	8000	-1.00000000
b11/2	0	0	1	0	C8	0, 1	472F	0.55611875
b21/2	0	0	1	0	C9	0, 1	D7A4	-0.31531771
b12	0	0	1	0	CA	0, 1	5701	0.67972752
b22	0	0	1	0	CB	0, 1	AE94	-0.63611724
b13	0	0	1	0	CC	0, 1	1529	0.16531356
b23	0	0	1	0	CD	0, 1	AF5B	-0.63002045
b14	0	0	1	0	CE	0, 1	D4EA	-0.33660000
b24	0	0	1	0	CF	0, 1	AA61	-0.66890000




Figure 11-5. Digital Cable Equalizer Frequency Response




Figure 11-6. Receive Path Frequency Response without HPF




Figure 11-7. Receive Path Frequency Response with HPF

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

This page is intentionally blank.

## 12. FULL-DUPLEX SPEAKERPHONE

### 12.1 INTRODUCTION

A full-duplex (FDX) speakerphone is a hands-free telephone which allows incoming and outgoing voice to flow spontaneously without noticeable clipping and choppy sound effects. A separate microphone and separate loudspeaker are used instead of a handset.

Since the microphone and speaker are located away from the user's head, a gain loss in voice pick-up is introduced. In any speakerphone design, a microphone gain must be added in order to transmit the outgoing voice at a desirable level and a speaker gain must be added for listening to the incoming voice comfortably. It is very important to maintain "balanced" gain settings between the microphone and speaker channels to keep both channels open in a FDX speakerphone design. (Half-duplex speakerphones alternate the gain, only allowing voice transmission in one direction at a time and therefore are unconcerned about balancing gain.) The total amount of gain must be limited to prevent feedback instability (ringing). This limitation makes a FDX speakerphone design impossible without the application of echo cancellation technology.

A speakerphone must deal with two echo paths, one caused by the impedance mismatch in the electronic hybrid (line echo), and one caused by the acoustic coupling from the loudspeaker to the microphone (room echo). Echo in the system can distort the voice signal as well as make the system unstable. Speakerphone supported devices have both an acoustic echo canceller (AEC) and a line echo canceller (LEC) to minimize the echo levels so that voice data is kept clean and system gain is optimized.

Automatic gain control (AGC) for both the microphone and the loudspeaker circuits are important speakerphone design elements. Microphone AGC helps keep the transmit output at a desired level when the talker moves around the room. The speaker AGC copes with variations in attenuation characteristics in the telephone system to minimize the user's need to adjust the speaker volume.

The FDX speakerphone's internal operation is controlled by two speech detectors (SDs) which determine the adaptation process of the echo cancellers and the gain balancing between microphone and speaker channels.

In addition to the voice functions, a speakerphone has to be able to dial DTMF digits, generate variety of ring-tones, and detect some call-progress signaling tones such as dial tone. Two programmable dual-tone transmitters and one tone detector are supplied for these purposes.

### 12.2 SPEAKERPHONE DESIGN

A speakerphone design includes the speakerphone hardware design and the software control to make the speakerphone functional. As explained earlier, the FDX speakerphone is "gain-balanced", i.e., echo cancellers are used to provide necessary microphone and speaker gain without feedback. Therefore, the following conditions must be satisfied in the real speakerphone operating environment. Note that the speakerphone will not become full-duplex until the convergence process of its echo cancellers is in progress.

1. The line echo canceller requires that hybrid echo return gain, measured from TXA1 or TXA2 to RIN pin at all pass-band frequencies, is at most +6 dB (See Figure 14-1, Figure 14-2 and Figure 14-3).
2. The acoustic echo canceller requires that, after the placements of the microphone and speaker are fixed in the product under design, the acoustic echo return gain, measured from TXA1 (SPKHI) or TXA2 (SPKLO) to RIN (MICOUT) pin at all pass-band frequencies with maximum speaker volume control setting, is less than +12 dB (see Figure 14-1, Figure 14-4 and Figure 14-5).
3. A directional electret condenser microphone that provides more acoustic decoupling from speaker to microphone, better noise immunity, and flatter spectrum characteristics, is strongly recommended in the design. Better acoustic decoupling allows higher maximum speaker volume. Moreover, the analog codecs must not be overshoot or overloaded by echoes in order to maintain system linearity. This is very important for the echo cancellers to function properly.

A unique feature of the FDX speakerphone is that gain balancing is fully automatic. Depending on the design and real-time operating conditions, the speakerphone can automatically fall back to pseudo-duplex operation. When the host reconfigures the speakerphone or changes any parameters in real time, the speakerphone algorithm readjusts internal variables to deliver the best performance. These capabilities make the speakerphone product design much easier.

#### 12.2.1 Microphone/Speaker Placements

In most product designs, orienting the microphone and speaker in opposite directions and maximizing the distance in between them will help minimize acoustic coupling from the speaker to the microphone. For example, the microphone can be placed in the right-front corner facing forward and speaker can be placed at the left-back corner facing up or backward. A sophisticated placement configuration can increase the maximum allowable speaker loudness by 10-20 dB.

## 12.2.2 Microphone and Speaker Gains

When the placements of the microphone and speaker are fixed, the coupling characteristics through open air is basically determined. The analog pre-amplification gain for the selected microphone element must be determined so that the input signal falls within the normal input range of the codec when talking loud at one foot distance from the microphone. Two clamping diodes should be used on the microphone output signal before the DC-blocking (see Figure 14-4).

Minimum comfortable speaker loudness for a specific application determines the minimum amplification gain in the speaker driver. This gain can be increased as long as condition (2) stated above is met. If the gain for the minimum desired loudness violates the condition, the microphone pre-amplification gain must be reduced and then compensated up to 12 dB through the software microphone volume control (see section 12.3.6). Each time a gain is added in the software, the speakerphone becomes more switching depending on the other operating conditions. This is the penalty caused by a poor acoustic separation.

## 12.2.3 Hybrid Interface

In order for the line echo canceller to function properly, the hybrid interface must be linear and condition (1) stated above must be met. It is recommended that the same gain factor and frequency response be used as used in Figure 14-3 for normal 2-wire telephone interface.

## 12.3 SPEAKERPHONE CONTROL

While in configuration 91h, the speakerphone control bits at interface register locations 0Eh and 0Fh can be used for most common speakerphone function controls in real time. Overwriting these registers with different control values will either alter the operating parameters or reconfigure the speakerphone into different operation modes. These include mode select, volume control, muting, tone transmit, AGC enable/disable and handset operation. Other advanced features are also provided allowing more controls over the speakerphone voice processing (see Section 4.2).

### 12.3.1 Speakerphone Mode Registers

#### Interface Register 0Eh (Default = 15h):

- Bit 0-1 MICLVL (Microphone Volume Level).  
These two bits control the microphone volume level.
- Bit 2: MUTEX (Mute XIA ADC).  
When set, the microphone is muted.
- Bit 3: MUTEI (Mute IIA ADC).  
When set, the speaker is muted.
- Bit 4: SP/HS (Speakerphone/Handset Switch).  
1 = speakerphone  
0 = handset (replacing speaker/microphone setup.)
- Bit 5: VOLDWN (Volume Down).  
When set, the speaker volume is decreased by 2 dB.
- Bit 6: VOLUP (Volume Up).  
When set, the speaker volume is increased by 2 dB.
- Bit 7: TTONEE (Tone Transmit Enable).  
When set, tone transmit mode is enabled.

#### Interface Register 0Fh (Default = 18h):

- Bit 0-1 ECHOAT (Handset Echo Attenuation).  
These two bits control the simulated handset echo level.
- Bit 2: N/A (Reserved).
- Bit 3: AGCXE (AGC in XIA ADC Enable).  
When set, the microphone AGC is enabled.
- Bit 4: AGCIE (AGC in IIA ADC Enable).  
When set, the speaker AGC is enabled.

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

- Bit 5: TONEXE (XIA Tone Enable).  
When set, tone is generated through the XIA codec DAC.
- Bit 6: TONEIE (IIA Tone Enable).  
When set, tone is generated through the IIA codec DAC.
- Bit 7: N/A (Reserved).

Before switching out of Speakerphone Mode, set both MUTEX and MUTEI bits for at least 10 ms. This will allow the modem to clear out any left-over samples in the analog codec interface processing.

### 12.3.2 FDX Speakerphone Mode

After the CONF control bits (06:0-7) are loaded with 91h and the SETUP bit (1F:0) is set, the speakerphone defaults to the following:

- SP/HS = 1; FDX Speakerphone Mode.  
MICLVL = 01; Microphone volume level = +6 dB.  
MUTEX = 1; Microphone muted for dial-tone passing through unswitched.  
MUTEI = 0; Speaker voice channel activated.  
VOLDWN = 0; No speaker volume decrement. Speaker gain setting defaults to -10 dB  
VOLUP = 0; No speaker volume increment.  
AGCXE = 1; Microphone AGC enabled.  
AGCIE = 1; Speaker AGC enabled.  
TTONEE = 0; Tone transmit mode disabled.

Setting SP/HS control bit to a 1 configures the FDX Speakerphone Mode. In this mode, the microphone volume is controlled by the MICLVL bits; the speaker volume is controlled by the VOLUP and VOLDWN bits; the speaker and microphone channels can be muted by setting the MUTEI and MUTEX bits to a 1, respectively; and their AGC functions can be enabled by setting the AGCIE and AGCXE bits to a 1, respectively. The TTONEE bit should remain at a 0 in this mode.

As soon as the speakerphone connects through to the dialed party for FDX speakerphone operation, the MUTEX bit must be reset to a 0 to activate the microphone voice channel.

### 12.3.3 Tone Transmit Mode

While operating in the Speakerphone Mode, tone transmission is available to either the line and/or speaker at the same time. There are two completely separate tone transmitters, one for the line, and one for the speaker. Different tones can be played on each channel and each channel tone can be a single-tone, dual-tone, or melody ring-tone. Frequency and output level information for each desired tone from the IIA or XIA must be programmed prior to activation.

First, the TTONEE control bit must be set to a 1 to inform the modem that speakerphone tone transmit mode is engaged. The modem will freeze the adaptation of the echo cancellers and start to check the TONEIE and TONEXE bits. Tone is transmitted to the line and/or speaker as long as the respective TONEIE and/or TONEXE bit stays at a 1. Keeping the TTONEE bit to a 1 and toggling the TONEIE and/or TONEXE bit will generate the make and break periods of the tone. Setting any of these two bits to a 1 will silence the corresponding voice channel until the TTONEE bit is reset to a 0.

For example, if you select the TONEIE bit first, then turn on the TONEXE bit, the microphone and speaker voice will be both disabled. When you finish transmitting tones, you must reset the TTONEE bit to enable both microphone and speaker voices, or reset-then-set the TTONEE bit to enable one voice and continue tone transmit on the other channel depending on the status of the TONEIE and TONEXE bits.

The two separate dual-tone transmitters should be programmed to their desired frequencies and levels. Each transmitter has four parameters: tone 1 frequency, tone 1 transmit output level, tone 2 frequency, and tone 2 transmit output level (see Table 4-1).

### 12.3.4 Handset Mode

The Handset Mode provides a private means of conversation which may be necessary in some occasions. Resetting SP/HS control bit to a 0 configures the Handset Mode. In this mode, a regular handset in place of the microphone and speaker arrangement is assumed. All the AGC adaptation processes are frozen at their previous gain factors and the microphone AGC is bypassed. If the speaker AGC is enabled, it will keep using the latest gain factor determined in the FDX Speakerphone Mode, otherwise the AGC gain will be forced to unity. Muting, tone generation, and volume level controls for both microphone and speaker channels are available, just as in the FDX Speakerphone Mode.

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

The acoustic echo canceller is bypassed in the handset mode. However, the coefficients of the canceller are maintained in order for the canceller to resume functioning quickly when configured back to the FDX Speakerphone Mode.

A side-tone simulator is provided which takes the mouth-piece signal through an attenuator and mixes the attenuated signal with the far-end signal before sending it to the ear-piece. The attenuation level is controlled by the ECHOAT bits (0F:0-1):

Bit 1	Bit 0	Attenuation
0	0	$\infty$ dB (default)
0	1	18 dB
1	0	12 dB
1	1	6 dB

### 12.3.5 Microphone Volume Control

The microphone volume control can be used either as a software compensator for the acoustic decoupling design as mentioned earlier in this section, or as a true four-level volume control. Microphone volume control (compensation gain) is added to the digital signal before the microphone AGC process. This prevents the possibility of digital overflow in the event of large microphone compensation on top of high AGC output level. The microphone volume control bits MICLVL (0E:0-1) can be adjusted at any time while in Speakerphone Mode (CONF = 91h).

Bit 1	Bit 0	Gain	Level
0	0	0 dB	Low
0	1	+6 dB	Medium (default)
1	0	+9.5 dB	Medium-High
1	1	+12 dB	High

An internal software limiter is attached to this volume control. If signal overflow or underflow situation happens after applying the volume control gain, the signal will be limited to 7FFFh or 8000h in the modem depending on the signal polarity. The default microphone volume level is "Medium" (+6 dB).

### 12.3.6 Speaker Volume Control

The digital speaker volume control, instead of a traditional analog potentiometer, should be used all the time in the Speakerphone Mode. Each time the speaker volume control level is changed, the acoustic echo level is changed accordingly. Therefore, the coefficients of the acoustic echo canceller must be scaled to reflect the echo change. Otherwise, the acoustic echo canceller will lose tracking of the echo change and must re-adjust all the coefficients again. The full-duplexity will be degraded until the canceller reconverges. Changing analog potentiometer setting will most likely cause the acoustic echo canceller to go through the convergence process again.

The digital speaker volume is controlled through the VOLUP and VOLDWN bits. Each time the VOLUP bit is set to a 1, the volume increases by 2 dB. Accordingly, each time the VOLDWN bit is set to a 1, the volume decreases by 2 dB. There are totally fifteen 2 dB increment and decrement steps representing 30 dB volume control range. Volume control range is programmable-see parameter 79, section 4.2. The VOLUP and VOLDWN control bits are automatically reset to a 0 after the volume has been adjusted.

VOLUP	VOLDWN	Volume
0	0	No change (default)
0	1	Down by 2 dB
1	0	Up by 2 dB
1	1	No change

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

The default speaker volume control is -10 dB. It is advised to check the dial-tone loudness at this setting. Adjust the volume control, if necessary, to make sure its loudness is at the right level. Disabling the speaker AGC function may be considered during the dial-tone reception. At the end of dial-tone, selecting Speakerphone Mode (CONF = 91h) will reinitiate the AGC parameters. The microphone channel should be muted during the dial-tone reception.

### 12.3.7 Microphone and Speaker Muting

The muting function is available in both the FDX Speakerphone Mode and the Handset Mode. Muting does not affect the use of tone transmit function. AGC functions can be left either enabled or disabled.

The muting function overwrites the output of the corresponding voice channel with zero, totally silencing the voice output. The rest of the muted voice channel still functions on the channel's voice input, keeping the echo canceller active, speech detector active, loop gain calculation active, and so on. The AGC update, if enabled, is active only if the other channel is not muted.

The channel not being muted is fully open with a fixed AGC (if enabled) gain determined prior to the muting of the other channel. Disabling the AGC function forces the AGC gain to unity. The channel's volume control can still be used to adjust the voice output level.

The host sets or releases the muting function through the MUTEI and MUTEX bits.

MUTEI	MUTEX	Action
0	0	No muting
0	1	Microphone muted (default)
1	0	Speaker muted
1	1	Both channels muted

### 12.3.8 Microphone and Speaker AGC

The microphone and speaker voice AGC algorithms are designed to raise or lower the channel's voice energy to a desired level. The AGCs can be enabled (set to a 1) or disabled (reset to a 0) through the AGCIE and AGCXE control bits. When enabled, the AGC involvement is controlled by the speech detector. When the talker is silent, the AGC is turned off to avoid amplification of noise. When speech is detected, the AGC process is activated in a fast-attack and slow-decay fashion, so that the AGC gain is applied to the signal appropriately.

The AGC gain adaptation, on the other hand, is a slow-rise and fast-drop process. The gain's rise time is controlled by the AGC slew rate. The long-term sample by sample, averaged signal energy after the AGC is calculated and compared with the AGC's reference level. When the signal energy is below its AGC reference level, the AGC gain will be increased till the signal energy reaches the reference level. When the signal energy is greater than its AGC reference level, the AGC gain will be decreased until the signal energy drops to the reference level. The maximum AGC gain is 18 dB in each voice channel. There is no low limit for the AGC compression loss.

Initially the AGC gain is set at its maximum 18 dB in both the microphone and speaker channels. Due to the fast-drop nature of the algorithm, the convergence process of the AGC gain quickly settles down to reach the reference level. Very little clipping sound can be heard during this process. Each time the microphone AGC function is disabled, the AGC gain is reset back to unity. It then takes about four seconds to raise the AGC gain from unity to its maximum with the default slew rate, depending on the input signal level. The speaker AGC gain after reset is set to +6 dB to compensate the 6 dB loss in the receive interface circuitry to the line.

The AGC slew rate and the reference level are totally separate parameters. But to tune up the slew rate, one should set the reference level first so that the slew rate can be adjusted accurately. Increasing the slew rate value linearly increases the AGC convergence speed.

### 12.3.9 Speech Detectors

Two speech detectors work together in the speakerphone. They are fully adaptive with room and line noise floors, and can distinguish true talkers from noise and echo feedback. The room speech detector detects the talker activities in the local room while the line speech detector detects the talker activities at the remote site.

Speech detectors activate or deactivate the AGCs depending on talker activity. When the talker is silent, the AGC is turned off to avoid noise amplifications. When speech is detected, the AGC process is activated in the fashion of fast-attack and slow-decay. This is to avoid initial clipping at the beginning of a sentence and tail-end chopping at the end of the sentence. A

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

minimum on-time is inserted in the speech detector to smooth the switching effect over weak sounds, especially for consonants at the end of a word or sound level very close to the noise floor. Note that the switching here is totally different from that in half-duplex speakerphones where the voice channel is gated. In the FDX Speakerphone Mode, the voice channel gain is always maintained except the AGC. Transmit speech hangover (address 479h in single bank memory) and receive speech hangover (address 488h in single bank memory) values can be optimized to each specific language. The default values are optimized for American English.

$$\text{Minimum On Time (ms)} = \text{Speech\_hangover} / 8.$$

When the local speech is detected, the transmit speech active bit (1E:7) is set to a 1. When the far-end speech is detected, the receive speech active bit (1E:6) is set to a 1. Each bit is reset to a 0, respectively, when speech is not present.

### 12.3.10 Scaling of Transmit Output to Line

The transmit voice (processed microphone signal) can be scaled to a desired level before sent to the line (refer to item 80 in Table 4-1). The scalar defaults to maximum 7FFFh, making no attenuation on the signal.

### 12.3.11 Speakerphone Modes and Active Bits

The active bits in different speakerphone modes are listed in Table 12-1 and Table 12-2.

RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

Table 12-1. Register Location 0E Use

Mode	Bit							
	TTONEE	VOLUP	VOLDWN	SP/HS	MUTEI	MUTEX	MICLVL	
	7	6	5	4	3	2	1	0
FDX Speakerphone	x	x	x	x	x	x	x	x
Tone Transmit	x							
Handset	x	x	x	x	x	x	x	x
Microphone Mute	x	x	x	x	x	x		
Speaker Mute	x			x	x	x	x	x

**Notes:**  
1. "x" means that the corresponding bit is active.

Table 12-2. Register Location 0F Use

Mode	Bit							
	-	TONEIE	TONEXE	AGCIE	AGCXE	-	ECHOAT	
	7	6	5	4	3	2	1	0
FDX Speakerphone				x	x			
Tone Transmit		x	x					
Handset				x			x	x
Microphone Mute				x				
Speaker Mute					x			

**Notes:**  
1. "x" means that the corresponding bit is active.

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

This page is intentionally blank.

## 13. PERFORMANCE

### 13.1 TYPICAL BIT ERROR RATES

Typical bit error rate (BER) performance of the modem is shown in Figure 13-1. Performance is specified for a test configuration conforming to that specified in CCITT Recommendation V.56. Bit error rates are measured for a flat line at a received line signal level of -20 dBm.

### 13.2 TYPICAL PHASE JITTER

At 2400 bps, the modem exhibits a bit error rate of  $10^{-6}$  or less with a signal-to-noise ratio of 12.5 dB in the presence of  $15^\circ$  peak-to-peak phase jitter at 150 Hz or with a signal-to-noise ratio of 15 dB in the presence of  $30^\circ$  peak-to-noise phase jitter at 120 Hz.

At 4800 bps (V.27 ter), the modem exhibits a bit error rate of  $10^{-6}$  or less with a signal-to-noise ratio of 19 dB in the presence of  $15^\circ$  peak-to-peak phase jitter at 60 Hz.

At 7200 bps (V.29), the modem exhibits a bit error rate of  $10^{-6}$  or less with a signal-to-noise ratio of 25 dB in the presence of  $12^\circ$  peak-to-peak phase jitter at 300 Hz.

At 9600 bps (V.29), the modem exhibits a bit error rate of  $10^{-6}$  or less with a signal-to-noise ratio of 23 dB in the presence of  $10^\circ$  peak-to-peak phase jitter at 60 Hz. The modem exhibits a bit error rate of  $10^{-5}$  or less with a signal-to-noise ratio of 23 dB in the presence of  $20^\circ$  peak-to-peak phase jitter at 30 Hz.

### 13.3 DTMF PERFORMANCE

DTMF performance is described in Table 13-1.


# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 13-1. DTMF Receiver Performance Characteristics**

Characteristic	Minimum <sup>10</sup>	Maximum <sup>10</sup>	Units	Programmable?	Notes
Acceptable Twist	-8.2 ±0.2	+4.3 ±0.2	dB	Yes	1, 2, 4, 5, 6, 7, 9
Acceptable Positive Frequency Deviation		+1.5 to +3.2	%	Yes	1, 3, 4, 5, 6, 7, 9
Acceptable Negative Frequency Deviation	-2.1 to -2.8		%	Yes	1, 3, 4, 5, 6, 7, 9
Required On-Time	40.0 ±1.0		ms	Yes	2, 3, 4, 5, 6, 7, 9
Required Off-Time	40.0 ±1.0		ms	Yes	2, 3, 4, 5, 6, 7, 9
Required Cycle-Time	93.0 ±1.0		ms	Yes	2, 3, 4, 5, 6, 7, 9
Dynamic Range	-43.0	0.0	dBm	Yes	1, 2, 3, 5, 6, 7, 9
Signal-to-Noise Ratio	12.0		dB	-	1, 2, 3, 4, 5, 6, 7, 9
Talk Off	2	3	Hits	-	8, 9


**Notes:**

1. On-time = 50 ms, off-time = 50 ms, and cycle-time = 100 ms.
2. Nominal DTMF frequencies.
3. Both tones of DTMF symbol have equal amplitude, i.e., 0 dB twist.
4. Received signal level = -35.0 dBm.
5. All 16 DTMF symbols transmitted.
6. Error rate of 1/10,000 or less.
7. TAS Telephone Network Simulator Model #112, flat line transmission path.
8. Mitel CM7291 DTMF Receiver Test Cassette.
9. All DTMF receiver parameters are equal to their default values.
10. Values shown are for DTMF Receiver (configuration code 21h).



a. V.29 and V.27


Figure 13-1. Typical Bit Error Rate (BER) Curves



b. V.33 and TCM (1800 Hz)

Figure 13-1. Typical Bit Error Rate (BER) Curves (Cont'd)

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide



c. V.33 and TCM (1700 Hz)

Figure 13-1. Typical Bit Error Rate (BER) Curves (Cont'd)

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

This page intentionally left blank.

## 14. MODEM INTERFACE CIRCUIT

### 14.1 CIRCUIT AND COMPONENTS

The modem is supplied in a 100-pin PQFP (MDP) and a 28-pin PLCC (XIA) for design into OEM circuit boards.

The recommended modem interface circuits shown in Figure 14-1 illustrate the connections and components required to connect the modem to the OEM electronics.

A typical line interface circuit is shown in Figure 14-2.

A typical line interface using an external hybrid is shown in Figure 14-3. Resistors R7 and R9 can be used to trim the transmit level and receive threshold, respectively, to the accuracy required by the OEM equipment. For a tolerance of  $\pm 1$  dBm, the 1% resistor values shown are correct for more than 99.8% of the units.

Figure 14-4 shows a recommended microphone circuit.

Figure 14-5 shows a typical speaker circuit.

The corresponding parts list is shown in Table 14-1.

#### 14.1.1 Crystal/Oscillator Specifications

Table 14-2 specifies parameters for crystals or oscillators identified in these schematics.

#### 14.1.2 Transmit Level and Receive Threshold Trimmers

Resistors R7 and R9 can be used to trim the transmit level and receive threshold to the accuracy required by the OEM equipment. For a tolerance of  $\pm 1$  dBm, the 1% resistor values shown are correct for more than 99.8% of the units.

#### 14.1.3 Echo Canceller Working Condition

Maximum echo return gain from TXA1 or TXA2 to RIN must be under +6 dB at all passband frequencies.

#### 14.1.4 Room Acoustic Echo Canceller Working Condition

Maximum echo return gain from TXA1 (SPKHI) or TXA2 (SPKLO) to RIN (MICOUT) must be under +12 dB at all passband frequencies.



## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide




Figure 14-2. Typical Line Interface Circuit




Figure 14-3. Typical Interface to External Hybrid




Figure 14-4. Typical Microphone Circuit




Figure 14-5. Typical Speaker Circuit

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 14-1. Typical Modem Interface Parts List**

Component Designation	Component Type	Description/Part Number	Notes
<b>Basic Interface</b>			See Figure 14-1.
C1, C2, C4, C5, C7, C12, C14, C16	Capacitor	0.1 $\mu$ F $\pm$ 10%, 50V	
C6, C11, C15, C17	Capacitor	10 $\mu$ F $\pm$ 20%, 25V	
C3, C13	Capacitor	100 $\mu$ F $\pm$ 20%, 25V	
R1, R5	Resistor	15 $\Omega$ $\pm$ 1%, 1/8W	
R2	Resistor	100 $\Omega$ $\pm$ 5%, 1/8W	
R4	Resistor	4.7K $\Omega$ $\pm$ 5%, 1/8W	
R3	Resistor	10K $\Omega$ $\pm$ 5%, 1/8W	
U1	Modem	RFX144V24-S23 / RFX96V24-S23 (Rockwell)	
U2	IA	10485 (Rockwell)	
<b>Third Overtone Crystal Circuit</b>			See Figure 14-1.
C8	Capacitor	18 pF $\pm$ 5%, 50V	See Note 1.
C9, C10	Capacitor	10 pF $\pm$ 5%, 50V	See Note 1.
L1	Inductor	4.7 $\mu$ H $\pm$ 10%	
Y1	Crystal	49.92 MHz / 53.76 MHz	See Table 14-2.
<b>Typical Microphone Circuit</b>			See Figure 14-4
C3	Capacitor	33 pF $\pm$ 5%, 50V	
C2, C4, C6	Capacitor	0.1 $\mu$ F $\pm$ 10%, 50V	
C1	Capacitor	10 $\mu$ F $\pm$ 20%, 25V	
C5	Capacitor	20 $\mu$ F $\pm$ 20%, 25V	
R3	Resistor	100 $\Omega$ $\pm$ 5%, 1/8W	
R4	Resistor	1K $\Omega$ $\pm$ 5%, 1/8W	
R2	Resistor	1.5K $\Omega$ $\pm$ 5%, 1/8W	
R1	Resistor	10K $\Omega$ $\pm$ 5%, 1/8W	
R5	Resistor	47K $\Omega$ $\pm$ 5%, 1/8W	
D1, D2	Diode	BAS19	
U1	Amplifier	NE5534	
X1	Microphone		
<b>Typical Line Interface Circuit</b>			See Figure 14-2
C2	Capacitor	1000 pF $\pm$ 5%, 25V	
C1	Capacitor	0.1 $\mu$ F $\pm$ 10%, 50V	
C4	Capacitor	6.8 $\mu$ F $\pm$ 20%, 35V	
C3	Capacitor	10 $\mu$ F $\pm$ 20%, 25V	
D1, D2, D3	Zener Diode	NLL5243B	
D4, D5, D6, D7	Diode	1N4003	
D8	Diode	1N4148	
Q1	Transistor	2N2222	
Q2	Transistor	2N2102	
R6, R7	Resistor	18 $\Omega$ $\pm$ 1%, 1/4W	
R1, R2	Resistor	Application dependent	
R3	Resistor	10 $\Omega$ $\pm$ 1%, 1/8W	
R8	Resistor	10K $\Omega$ $\pm$ 5%, 1/8W	
R5	Resistor	18.7K $\Omega$ $\pm$ 1%, 1/8W	
R4	Resistor	40.2K $\Omega$ $\pm$ 1%, 1/8W	
T1	Transformer		
VR1	Varactor	V150LA10A	

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 14-1. Typical Modem Interface Parts List (Cont'd)**

Component Designation	Component Type	Description/Part Number	Notes
<b>Typical Speaker Circuit</b>			<b>See Figure 14-5.</b>
Q1	NPN Transistor	MPSA20	
Q2	PNP Transistor	2N3906	
R1, R5, R6, R7, R8, R9	Resistor	10K $\Omega$ $\pm$ 1%, 1/8W	
R2, R3	Resistor	1K $\Omega$ $\pm$ 5%, 1/8W	
R4	Resistor	2K $\Omega$ $\pm$ 5%, 1/8W	
U1	Operational Amplifier	1458	
<b>Typical Interface to Hybrid Circuit</b>			<b>See Figure 14-3</b>
C8, C9	Capacitor	1000 pF $\pm$ 5%, 25V	
C4, C5	Capacitor	0.22 $\mu$ F $\pm$ 10%, 25V	
C1, C2, C3, C6, C7	Capacitor	0.1 $\mu$ F $\pm$ 10%, 25V	
D1, D2	Zener Diode	NLL5243B	
R8	Resistor	604 $\Omega$ $\pm$ 1%, 1/8W	
R5, R6	Resistor	10K $\Omega$ $\pm$ 1%, 1/8W	
R4, R7	Resistor	39.2K $\Omega$ $\pm$ 1%, 1/8W	
R3	Resistor	45.3K $\Omega$ $\pm$ 1%, 1/8W	
R9	Resistor	68.1K $\Omega$ $\pm$ 1%, 1/8W	
R1	Resistor	137K $\Omega$ $\pm$ 1%, 1/8W	
R2	Resistor	226K $\Omega$ $\pm$ 1%, 1/8W	
T1	Transformer		
U3	Relay Pack	4053S	
U1	Operational Amplifier	1458	
U2	Operational Amplifier	NE5512D	
<b>Notes:</b>			
1. C8, C9, and C10 should have COG/NPO dielectric dissipation factor < 15% at 1 MHz; temperature coefficient = $\pm$ 30 PPM/ $^{\circ}$ C; temperature operating range = -55 $^{\circ}$ C to 125 $^{\circ}$ C.			

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 14-2. Crystal Specifications - 49.92 MHz/53.76 MHz - Third Overtone - Surface Mount**

Characteristic	Value	Value
Rockwell Part No.	333R45-003	333R45-009
<b>Electrical</b>		
Frequency	49.92000 MHz nominal	53.76000 MHz nominal
Frequency Tolerance	±45 ppm ( $C_L = 18$ pF)	±45 ppm ( $C_L = 18$ pF)
Frequency Stability		
vs. Temperature	±35 ppm (0°C to 70°C)	±35 ppm (0°C to 70°C)
vs. Aging	±15 ppm/5 years	±15 ppm/5 years
Oscillation Mode	Third overtone	Third overtone
Calibration Mode	Parallel resonant	Parallel resonant
Load Capacitance, $C_L$	18 pF nom.	18 pF nom.
Shunt Capacitance, $C_O$	6 pF max.	6 pF max.
Series Resistance, $R_1$	35 $\Omega$ max. @20 nW drive level	35 $\Omega$ max. @20 nW drive level
Drive Level	100 $\mu$ W correlation; 500 $\mu$ W max.	100 $\mu$ W correlation; 500 $\mu$ W max.
Operating Temperature	0°C to 70°C	0°C to 70°C
Storage Temperature	-40°C to 85°C	-40°C to 85°C
<b>Mechanical</b>		
Holder Type	SMT	SMT
Third Lead	Required	Required
<p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>Characteristics @ 25°C unless otherwise noted.</li> <li>Suggested suppliers: Kyushu Dentsu (KDK) Co. Ltd. Japan</li> </ol> <p style="margin-left: 40px;">KDS America, Inc. Fountain Valley, CA (714) 557-7833</p>		

## 14.2 PC BOARD LAYOUT CONSIDERATIONS

Good engineering practices must be adhered to when designing a printed circuit board (PCB) containing a MONOFAX modem. Suppression of noise is essential to the proper operation and performance of the modem itself and for surrounding equipment.

Two aspects of noise in an OEM board design containing a MONOFAX modem must be considered: on-board/off-board generated noise that can affect analog signal levels and analog-to-digital (A/D) conversion/digital-to-analog (D/A) conversion (DAC), and on-board generated noise that can radiate off-board. Both on-board and off-board generated noise that is coupled on-board can affect interfacing signal levels and quality, especially in low level analog signals. Of particular concern is noise in frequency ranges affecting modem performance.

On-board generated electromagnetic interference (EMI) noise that can be radiated or conducted off-board is a separate, but equally important, concern. This noise can affect the operation of surrounding equipment. Most local governing agencies have stringent certification requirements that must be met to allow use in specific environments.

Proper PC board layout (component placement, signal routing, trace thickness and geometry, etc.), component selection (composition, value, and tolerance), interface connections, and shielding is required for the board design to achieve desired modem performance and to attain EMI certification.

All the aspects of proper engineering practices are beyond the scope of this designer's guide. The designer should consult noise suppression techniques described in technical publications and journals, electronics and electrical engineering text books, and component supplier application notes. Seminars addressing noise suppression techniques are often offered by technical and professional associations as well as component suppliers.

### 14.2.1 General Board Layout Guidelines

The board design should adhere to the following general guidelines. Most of these guidelines are also applicable to minimizing on-board noise EMI generation (see next section).

1. Place the MDP and XIA devices and all supporting analog circuitry, including the DAA, if required, on the same area of PCB.
2. All power traces should be at least a 0.1 inch width.
3. Place the decoupling capacitors from the VDD pins to DGND near the VDD pins. Place the decoupling capacitors from AVDD, VAA1, and VAA2 pins to AGND near the AVDD, VAA1, and VAA2 pins (see Figure 14-1).
4. All circuitry connected to the XTLI and XTLO pins should be kept short to prevent stray capacitance from affecting the oscillator and to reduce EMI.
5. Keep the XTLO lead extremely short with no bends greater than 45° and containing no vias since the XTLO pin is connected to a fast rise time, high current driver. All components associated with the oscillator function must be close to the modem device.
6. Tie the AGND1 pin directly to the AGND2 pin at the modem package. Tie the AGND2 pin directly, by a dedicated path, to the common ground point for analog and digital ground.
7. Supply an analog ground plane beneath all analog components. Connect the analog ground plane to the DGND and AGND pins and to all analog ground points shown in Figure 14-1.
8. Supply a digital ground plane to cover the remaining allocated area. Connect the digital ground plane to the DGND pins and to all digital ground points shown in Figure 14-1, plus the crystal-can ground.
9. Orient the MDP 100-pin PQFP package relative to the two ground planes so that the corner containing pin 1 is toward the digital ground plane and the corner containing pin 51 is toward the analog ground plane.
10. Orient the XIA 28-pin PLCC package relative to the two ground planes so that the corner containing pin 5 is toward the digital ground plane and the corner containing pin 19 is toward the analog ground plane.
11. As a general rule, route digital signals on the component side of the PCB and route all analog signals on the solder side. The sides may be reversed to match a particular OEM requirement.
12. Routing of the modem signals should provide maximum isolation between noise sources and sensitive inputs. When layout requirements necessitate routing these signals together, they should be separated by neutral signals. Refer to Table 14-3 for the noise characteristics of each modem pin.

## RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

### 14.2.2 Electromagnetic Interference (EMI) Considerations

The following guidelines are offered to specifically help minimize EMI generation. Some of these guidelines are redundant or similar to the general guidelines but are mentioned to reinforce their importance.

In order to minimize contribution of MONOFAX modem-based design to EMI, the designer must understand the major sources of EMI and how to reduce them to acceptable levels.

1. Keep the crystal/oscillator and other related external components as close to the device XTLI and XTLO pins as physically possible.
2. Keep any traces carrying high frequency signals as short as possible.
3. Have a good ground plane. In some cases a multilayer board might be required with full layers for ground and power distribution.
4. Decouple power to ground with decoupling capacitors as close to the device as possible.
5. Eliminate ground loops, which are unexpected current return paths to the power source.
6. Decouple the phone line cables at the telephone line jacks using series inductors or ferrite beads.
7. Decouple the power cord at the power cord interface with decoupling capacitors.
8. Locate high frequency circuits in a separate area to minimize capacitive coupling to other circuits.
9. Locate cables and connectors to avoid coupling from high frequency circuits.
10. Layout the highest frequency signal traces next to the ground grid.
11. If a multilayer board design is used, the following design rules are recommended:
  - a) Make no cuts in the ground or power planes.
  - b) The ground plane must cover all traces.

### 14.2.3 Crystal Oscillator EMI Considerations

A source of EMI radiation in a MONOFAX modem design can be the crystal oscillator circuit which produces fundamental energy at 49.92 MHz/ 53.76 MHz and third harmonic energy at 149.76 MHz/161.28 MHz.

The third harmonic energy can easily be reduced by adding some series resistance between the XTLO pin and the load capacitor as illustrated in Figure 14-1 and Figure 14-2. This resistor and the XTLO capacitor create a low pass filter which can attenuate the third harmonic component energy. It is important to note that, although a larger resistor value will further reduce the third harmonic component, it will also attenuate the fundamental frequency and may cause an oscillator circuit start-up problem. A careful selection of this resistor is very important.

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide

**Table 14-3. Modem Pin Noise Characteristics**

Device	Function	Noise Source	Neutral	Noise Sensitive
<b>MDP 100-Pin PQFP</b>	Control	36, 47, 72, 94		
	Eye Pattern	84-85, 89		
	Line Interface	26, 46		28-29, 38-40
	Speaker (Monitor) Interface	44		
	Serial DTE Interface	67-68, 99-100		
	MCU Interface	1-5, 7-15, 52-53, 68, 78		
	MDP Interconnect	75-76, 93	39-40	
	XIA Interface	17-20, 23-24, 48, 50, 79, 82-83, 86-88, 90		
	+5VD, +5VA		6, 25, 35, 45, 77	
	DGND, AGND		16, 21, 27, 30, 37, 43, 66, 80-81	
	GPIO		54-65, 69-71, 95-98	
	NC		22, 31-34, 41-42, 49, 51, 91, 97	
<b>XIA 28-Pin PLCC</b>	Control	3		
	Line Interface			17-18, 23
	MDP Interface	4, 6-12		
	XIA Interconnect			24-25
	+5VD, +5VA		14, 20, 28	
	DGND, AGND		1, 16, 22	
	NC		2, 5, 15, 19	

### 15. PACKAGE DIMENSIONS

Package dimensions are shown in Figure 15-1 (100-pin PQFP) and Figure 15-2 (28-Pin PLCC).




Figure 15-1. 100-Pin PQFP Dimensions

# RFX144V24-S23 and RFX96V24-S23 Modem Designer's Guide




Figure 15-2. 28-Pin PLCC Dimensions



#### Headquarters

Rockwell Semiconductor Systems  
Rockwell International Corporation  
4311 Jamboree Road, P.O. Box C  
Newport Beach, CA 92658-8902

#### European Headquarters

Rockwell Semiconductor  
Systems S.A.R.L.  
Les Taissounieres Bl  
Route des Dolines  
Sophia Antipolis Cedex  
06905 Valbonne  
France  
Tel: (33) 93 00 33 35  
Fax: (33) 93 00 33 03

For more information:

**Call 1-800-854-8099**

International Information:

**Call 1-714-833-6996**

URL Address

<http://www.nb.rockwell.com/>

E-Mail Address

[literature@nb.rockwell.com](mailto:literature@nb.rockwell.com)

#### REGIONAL SALES OFFICES

USA – Southwest  
5000 Birch St.  
Suite 400  
Newport Beach, CA 92660-8902  
Tel: (714) 222-9119  
Fax: (714) 222-0620

USA – Southwest Satellite  
1000 Business Center Circle  
Suite 215  
Thousand Oaks, CA 91320  
Tel: (805) 376-0559  
Fax: (813) 531-3031

USA – South Central  
2001 N. Collins Blvd.  
Suite 103  
Richardson, TX 75080  
Tel: (214) 479-9310  
Fax: (214) 479-9317

USA – Northeast  
(and Canada East)  
239 Littleton Road  
Suite 4A  
Westford, MA 01886  
Tel: (508) 692-7660  
Fax: (508) 692-8185

USA – North Central  
Two Pierce Place  
Chancellory Park  
Suite 810  
Itasca, IL 60143  
Tel: (708) 773-3454  
Fax: (708) 773-3907

USA Northwest  
(and Canada West)  
3600 Pruneridge Avenue  
Suite 100  
Santa Clara, CA 95051  
Tel: (408) 249-9696  
Fax: (408) 249-7113

Australia  
Rockwell Australia Pty., Ltd.  
3 Thomas Holt Drive  
P.O. Box 165  
North Ryde, NSW 2113  
Australia  
Tel: (61-2) 805-5555  
Fax: (61-2) 805-5599

France  
Rockwell Semiconductor Systems  
S.A.R.L.  
Tour GAN, 16 Place de l'Œiris  
Cedex 13  
92082 Paris La Defense 2  
France  
Tel: (33-1) 49-06-3980  
Fax: (33-1) 49-06-3990

Germany  
Semiconductor Systems  
Rockwell Int'l GmbH  
Paul-Gerhardt-Allee 50 A  
81245 München 60  
Germany  
Tel: (49-89) 829-1320  
Fax: (49-89) 834-2734

Hong Kong  
Rockwell (Asia Pacific), Ltd.  
13th Floor, Suites 8-10,  
Harbour Centre  
25 Harbour Road  
Wanchai, Hong Kong  
Tel: (852) 2827-0181  
Fax: (852) 2827-6488

Italy  
Rockwell Semiconductor  
Systems S.A.R.L.  
c/o Allen Bradley Italia S.r.l.  
Viale de Gasperi, 126  
20017 Mazzo di Rho  
Milano, Italy  
Tel: (39-2) 93972-360  
Fax: (39-2) 93972-366

Japan  
Rockwell Int'l Japan Co., Ltd.  
Shimomoto Building  
1-46-3 Hatsudai, Shibuya-ku  
Tokyo, Japan 151  
Tel: (81-3) 5371-1510  
Fax: (81-3) 5371-1501

Korea  
Rockwell-Collins Int'l, Inc.  
Rm. 1508  
Korea Textile Building  
944-31, Daechi-3dong  
Kangnam P.O. Box 2037  
Kangnam-ku  
Seoul, Korea  
Tel: (82-2) 565-2880  
Fax: (82-2) 565-1440

Singapore  
Rockwell-Collins Int'l, Inc.  
230 Orchard Road  
#10-230/232  
Faber House  
Singapore 0923  
Tel: (65) 732-2292  
Fax: (65) 732-0835

Taiwan  
Rockwell Int'l Taiwan Co., Ltd.  
Room 2808  
International Trade Building  
333 Keelung Road, Section 1  
Taipei, Taiwan 10548, R.O.C.  
Tel: (886-2) 720-0282  
Fax: (886-2) 757-6760

United Kingdom  
Rockwell Semiconductor  
Systems Ltd.  
Berkshire Court  
Western Road  
Bracknell, Berkshire  
RG12 1RE  
England  
Tel: +44 1344 486 444  
Fax: +44 1344 486 555