



Integrated Device Technology, Inc.

FAST CMOS 16-BIT BIDIRECTIONAL TRANSCEIVERS

ADVANCE INFORMATION
IDT54/74FCT16245T/AT/CT/ET
IDT54/74FCT162245T/AT/CT/ET
IDT54/74FCT166245T/AT/CT
IDT54/74FCT162H245T/AT/CT/ET

FEATURES:

- **Common features:**
 - 0.5 MICRON CMOS Technology
 - **High-speed, low-power CMOS replacement for ABT functions**
 - **Typical tsk(o) (Output Skew) < 250ps**
 - **Low input and output leakage $\leq 1\mu\text{A}$ (max.)**
 - ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
 - 25 mil pitch SSOP and Cerpack Packages and 19.6 mil pitch TSSOP Package
 - Extended commercial range of -40°C to +85°C
- **Features for FCT16245T/AT/CT/ET:**
 - High drive outputs (-32mA IOH, 64mA IOL)
 - Power off disable outputs permit "live insertion"
 - Typical VolP (Output Ground Bounce) < 1.0V at Vcc = 5V, TA = 25°C
- **Features for FCT162245T/AT/CT/ET:**
 - Balanced Output Drivers: $\pm 24\text{mA}$ (commercial), $\pm 16\text{mA}$ (military)
 - Reduced system switching noise
 - Typical VolP (Output Ground Bounce) < 0.6V at Vcc = 5V, TA = 25°C


DESCRIPTION:

The 16-bit transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power transceivers are ideal for synchronous communication between two busses (A and B). The Direction and Output Enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver. The direction control pin (xDIR) controls the direction of data flow. The output enable pin (xOE) overrides the direction control and disables both ports. All inputs are designed with hysteresis for improved noise margin.


The IDT54/74FCT16245T/AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162245T/AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The IDT54/74FCT162245T/AT/CT/ET are plug-in replacements for the IDT54/74FCT16245T/AT/CT/ET and 54/74ABT16245 for on-board interface applications.

FUNCTIONAL BLOCK DIAGRAM



2545 drw 01



2545 drw 02

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JULY 1994

FEATURES: (Cont'd.)


- **Features for FCT166245T/AT/CT:**
 - Light Drive Balanced Output: $\pm 8\text{mA}$ (commercial), $\pm 6\text{mA}$ (military)
 - Minimal system switching noise
 - Typical VOLP (Output Ground Bounce) < 0.4V at $V_{CC} = 5V, T_A = 25^\circ\text{C}$
- **Features for FCT162H245T/AT/CT/ET:**
 - Bus Hold retains last active bus state during 3-state
 - Eliminates the need for external pull up resistors

DESCRIPTION: (Cont'd.)

The IDT54/74FCT166245T/AT/CT are suited for very low noise, point-to-point driving where there is a single receiver, or a very light lumped load (<50pF). The buffers are designed to limit the output current to levels which will avoid noise and ringing on the signal lines without using external series terminating resistors.


The IDT54/74FCT162H245T/AT/CT/ET have "Bus Hold" which retains the input's last state whenever the input goes to high impedance. This prevents "floating" inputs and eliminates the need for pull-up/down resistors.

PIN CONFIGURATIONS



SSOP
TSSOP
TOP VIEW

2545 drw 03



CERPACK
TOP VIEW

2545 drw 04

5

PIN DESCRIPTION

Pin Names	Description
\overline{xOE}	Output Enable Input (Active LOW)
xDIR	Direction Control Input
xAx	Side A Inputs or 3-State Outputs ⁽¹⁾
xBx	Side B Inputs or 3-State Outputs ⁽¹⁾

NOTE: 2545 tbl 01
 1. On FCT162H245T these pins have "Bus Hold". All other pins are standard inputs, outputs or I/Os.

FUNCTION TABLE⁽¹⁾

Inputs		Outputs
\overline{xOE}	xDIR	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High Z State

NOTE: 2545 tbl 02
 1. H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care
 Z = High Impedance

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
$V_{TERM}^{(2)}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$V_{TERM}^{(3)}$	Terminal Voltage with Respect to GND	-0.5 to $V_{CC} + 0.5$	-0.5 to $V_{CC} + 0.5$	V
T_A	Operating Temperature	-40 to +85	-55 to +125	°C
T_{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T_{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
I_{OUT}	DC Output Current	-60 to +120	-60 to +120	mA

NOTES: 2545 lmk 03
 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
 2. All device terminals except FCT162XXXT and FCT166XXXT Output and I/O terminals.
 3. Output and I/O terminals for FCT162XXXT and FCT166XXXT.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	3.5	6.0	pF
$C_{I/O}$	I/O Capacitance	$V_{OUT} = 0V$	3.5	8.0	pF

NOTE: 2545 lmk 04
 1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (STANDARD PARTS)

Following Conditions Apply Unless Otherwise Specified:

Commercial: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$; Military: $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
V_{IH}	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V
V_{IL}	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V
I_{IH}	Input HIGH Current (Input pins) ⁽⁵⁾	$V_{CC} = \text{Max.}$ $V_I = V_{CC}$	—	—	± 1	μA
	Input HIGH Current (I/O pins) ⁽⁵⁾		—	—	± 1	
I_{IL}	Input LOW Current (Input pins) ⁽⁵⁾	$V_I = \text{GND}$	—	—	± 1	μA
	Input LOW Current (I/O pins) ⁽⁵⁾		—	—	± 1	
I_{OZH}	High Impedance Output Current (3-State Output pins) ⁽⁵⁾	$V_{CC} = \text{Max.}$ $V_O = 2.7\text{V}$	—	—	± 1	μA
I_{OZL}			$V_O = 0.5\text{V}$	—	—	
V_{IK}	Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$	—	-0.7	-1.2	V
I_{OS}	Short Circuit Current	$V_{CC} = \text{Max.}, V_O = \text{GND}^{(3)}$	-80	-140	-225	mA
I_O	Output Drive Current	$V_{CC} = \text{Max.}, V_O = 2.5\text{V}^{(3)}$	-50	—	-180	mA
V_H	Input Hysteresis	—	—	100	—	mV
I_{CCL}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND}$ or V_{CC}	—	5	500	μA
I_{CCH}						
I_{CCZ}						

2545 Ink 05

OUTPUT DRIVE CHARACTERISTICS FOR FCT16245T

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit	
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -3\text{mA}$	2.5	3.5	—	V
			$I_{OH} = -12\text{mA MIL.}$ $I_{OH} = -15\text{mA COM'L.}$	2.4	3.5	—	V
		$V_{CC} = \text{Max.}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -24\text{mA MIL.}$ $I_{OH} = -32\text{mA COM'L.}^{(4)}$	2.0	3.0	—	V
			$I_{OL} = 48\text{mA MIL.}$ $I_{OL} = 64\text{mA COM'L.}$	—	0.2	0.55	V
I_{OFF}	Input/Output Power Off Leakage ⁽⁵⁾	$V_{CC} = 0\text{V}, V_{IN}$ or $V_O \leq 4.5\text{V}$	—	—	± 1	μA	

2545 Ink 06

OUTPUT DRIVE CHARACTERISTICS FOR FCT162245T

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
I_{ODL}	Output LOW Current	$V_{CC} = 5\text{V}, V_{IN} = V_{IH}$ or $V_{IL}, V_{OUT} = 1.5\text{V}^{(3)}$	60	115	150	mA
I_{ODH}	Output HIGH Current	$V_{CC} = 5\text{V}, V_{IN} = V_{IH}$ or $V_{IL}, V_{OUT} = 1.5\text{V}^{(3)}$	-60	-115	-150	mA
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or V_{IL}	2.4	3.3	—	V
V_{OL}	Output LOW Voltage	$I_{OL} = -16\text{mA MIL.}$ $I_{OL} = -24\text{mA COM'L.}$	—	0.3	0.55	V
		$I_{OL} = 16\text{mA MIL.}$ $I_{OL} = 24\text{mA COM'L.}$	—	0.3	0.55	V

2545 Ink 07

OUTPUT DRIVE CHARACTERISTICS FOR FCT166245T

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
I_{ODL}	Output LOW Current	$V_{CC} = 5\text{V}, V_{IN} = V_{IH}$ or $V_{IL}, V_{OUT} = 1.5\text{V}^{(3)}$	16	48	96	mA
I_{ODH}	Output HIGH Current	$V_{CC} = 5\text{V}, V_{IN} = V_{IH}$ or $V_{IL}, V_{OUT} = 1.5\text{V}^{(3)}$	-16	-48	-96	mA
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or V_{IL}	2.4	3.3	—	V
V_{OL}	Output LOW Voltage	$I_{OL} = -6\text{mA MIL.}$ $I_{OL} = -8\text{mA COM'L.}$	—	0.3	0.55	V
		$I_{OL} = 6\text{mA MIL.}$ $I_{OL} = 8\text{mA COM'L.}$	—	0.3	0.55	V

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type
- Typical values are at $V_{CC} = 5.0\text{V}, +25^{\circ}\text{C}$ ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is $\pm 5\mu\text{A}$ at $T_A = -55^{\circ}\text{C}$.

2545 Ink 08



DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (BUS HOLD)

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, VCC = 5.0V ± 10%; Military: TA = -55°C to +125°C, VCC = 5.0V ± 10%

Symbol	Parameter		Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit		
V _{IH}	Input HIGH Level		Guaranteed Logic HIGH Level		2.0	—	—	V		
V _{IL}	Input LOW Level		Guaranteed Logic LOW Level		—	—	0.8	V		
I _{IH}	Input HIGH Current ⁽⁴⁾	Standard Input ⁽⁵⁾	V _{CC} = Max.	V _I = V _{CC}	—	—	±1	μA		
		Standard I/O ⁽⁵⁾			—	—	±1			
		Bus Hold Input			—	—	±100			
		Bus Hold I/O			—	—	±100			
I _{IL}	Input LOW Current ⁽⁴⁾	Standard Input ⁽⁵⁾		V _{CC} = Min.	V _I = GND	—	—		±1	μA
		Standard I/O ⁽⁵⁾				—	—		±1	
		Bus Hold Input				—	—		±100	
		Bus Hold I/O				—	—		±100	
I _{BHH} I _{BHL}	Bus Hold Sustain Current ⁽⁴⁾	Bus Hold Input	V _{CC} = Min.		V _I = 2.0V	-50	—	—	μA	
					V _I = 0.8V	+50	—	—		
I _{BHHO} I _{BHLO}	Bus Hold Overdrive Current ⁽⁴⁾	Bus Hold Input	V _{CC} = Max.		V _I = 1.5V	—	—	TBD	mA	
						—	—	TBD		
I _{OZH}	High Impedance Output Current		V _{CC} = Max.	V _O = 2.7V	—	—	±1	μA		
I _{OZL}	(3-State Output pins) ⁽⁵⁾			V _O = 0.5V	—	—	±1			
V _{IK}	Clamp Diode Voltage		V _{CC} = Min., I _{IIN} = -18mA		—	-0.7	-1.2	V		
I _{OS}	Short Circuit Current		V _{CC} = Max., V _O = GND ⁽³⁾		-80	-140	-225	mA		
I _O	Output Drive Current		V _{CC} = Max., V _O = 2.5V ⁽³⁾		-50	—	-180	mA		
V _H	Input Hysteresis		—		—	100	—	mV		
I _{CC1} I _{CC2} I _{CCZ}	Quiescent Power Supply Current		V _{CC} = Max., V _{IN} = GND or V _{CC}		—	5	500	μA		

NOTES:

2545 Ink 09

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Pins with Bus Hold are identified in the pin description.
- The test limit for this parameter is ± 5μA at TA = -55°C.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $\overline{xOE} = xDIR = \text{GND}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	60	100	$\mu\text{A}/\text{MHz}$
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_i = 10\text{MHz}$ 50% Duty Cycle $\overline{xOE} = xDIR = \text{GND}$ One Bit Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	0.6	1.5	mA
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	0.9	2.3	
		$V_{CC} = \text{Max.}$ Outputs Open $f_i = 2.5\text{MHz}$ 50% Duty Cycle $\overline{xOE} = xDIR = \text{GND}$ Sixteen Bits Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	2.4	4.5 ⁽⁵⁾	
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	6.4	16.5 ⁽⁵⁾	

2545 tbl 10

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient.
- Per TTL driven input ($V_{IN} = 3.4V$). All other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP} / 2 + f_i N_i)$
 $I_{CC} = \text{Quiescent Current } (I_{CCL}, I_{CCH}, \text{ and } I_{CCZ})$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4V)$
 $D_{HNT} = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_{HNT}$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $N_{CP} = \text{Number of Clock Inputs at } f_{CP}$
 $f_i = \text{Input Frequency}$
 $N_i = \text{Number of Inputs at } f_i$



SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	FCT16245T/162245T ⁽⁵⁾				FCT16245AT/162245AT ⁽⁵⁾				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPLH tPHL	Propagation Delay A to B, B to A	CL = 50pF RL = 500Ω	1.5	7.0	1.5	7.5	1.5	4.6	1.5	4.9	ns
tPZH tPZL	Output Enable Time xOE to A or B		1.5	9.5	1.5	10.0	1.5	6.2	1.5	6.5	ns
tPHZ tPLZ	Output Disable Time xOE to A or B		1.5	7.5	1.5	10.0	1.5	5.0	1.5	6.0	ns
tPZH tPZL	Output Enable Time xDIR to A or B ⁽⁴⁾		1.5	9.5	1.5	10.0	1.5	6.2	1.5	6.5	ns
tPHZ tPLZ	Output Disable Time xDIR to A or B ⁽⁴⁾		1.5	7.5	1.5	10.0	1.5	5.0	1.5	6.0	ns
tSK(o)	Output Skew ⁽³⁾		—	0.5	—	0.5	—	0.5	—	0.5	ns

2545 tbl 11

Symbol	Parameter	Condition ⁽¹⁾	FCT16245CT/162245CT ⁽⁵⁾				FCT16245ET/162245ET ⁽⁵⁾				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPLH tPHL	Propagation Delay A to B, B to A	CL = 50pF RL = 500Ω	1.5	4.1	1.5	4.5	1.5	3.2	—	—	ns
tPZH tPZL	Output Enable Time xOE to A or B		1.5	5.8	1.5	6.2	1.5	4.4	—	—	ns
tPHZ tPLZ	Output Disable Time xOE to A or B		1.5	4.8	1.5	5.2	1.5	4.0	—	—	ns
tPZH tPZL	Output Enable Time xDIR to A or B ⁽⁴⁾		1.5	5.8	1.5	6.2	1.5	4.8	—	—	ns
tPHZ tPLZ	Output Disable Time xDIR to A or B ⁽⁴⁾		1.5	4.8	1.5	5.2	1.5	4.0	—	—	ns
tSK(o)	Output Skew ⁽³⁾		—	0.5	—	0.5	—	0.5	—	—	ns

2545 tbl 12

Symbol	Parameter	Condition ⁽¹⁾	FCT166245T				FCT166245AT				FCT166245CT				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPLH tPHL	Propagation Delay A to B, B to A	CL = 50pF RL = 500Ω	1.5	7.0	1.5	7.5	1.5	4.6	1.5	4.9	1.5	4.1	1.5	4.5	ns
tPZH tPZL	Output Enable Time xOE to A or B		1.5	9.5	1.5	10.0	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2	ns
tPHZ tPLZ	Output Disable Time xOE to A or B		1.5	7.5	1.5	10.0	1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2	ns
tPZH tPZL	Output Enable Time xDIR to A or B ⁽⁴⁾		1.5	9.5	1.5	10.0	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2	ns
tPHZ tPLZ	Output Disable Time xDIR to A or B ⁽⁴⁾		1.5	7.5	1.5	10.0	1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2	ns
tSK(o)	Output Skew ⁽³⁾		—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	ns


NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This parameter is guaranteed but not tested.
5. Including parts with Bus Hold

2545 tbl 13

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



2545 drw 05

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


2545 ltrk 14

SET-UP, HOLD AND RELEASE TIMES




2545 drw 06

PULSE WIDTH




2545 drw 07

PROPAGATION DELAY



2545 drw 08

ENABLE AND DISABLE TIMES




NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_r \leq 2.5\text{ns}$; $t_n \leq 2.5\text{ns}$

2545 drw 09

5

ORDERING INFORMATION



2545 drw 10