



**ELECTRICAL CHARACTERISTICS****Maximum Ratings\***

$V_{D1}, V_{DD}$  ..... -0.3V to +12V  
 Storage Temperature ..... -25°C to +125°C

**Clock**

Crystal Frequency ..... 3.12MHz

**DC CHARACTERISTICS**

Operating Temperature  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$

\* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied—operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.

Characteristics	Sym	Min	Typ	Max	Units	Conditions
Primary Supply Voltage	$V_{DD}$	4.6	—	7	V	
Standby Supply Voltage	$V_{D1}$	4.6	—	7	V	
Primary Supply Current	$I_{DD}$	—	—	90	mA	$V_{D1}, V_{DD} = 7.0\text{V}, T_A = 25^\circ\text{C}$
Standby Supply Current	$I_{D1}$	—	—	21	mA	$V_{SS} = 0.0\text{V}, T_A = 25^\circ\text{C}$
<b>Inputs</b>						
A1-A8, $\overline{\text{ALD}}$ , SER IN, TEST, SE Logic 0	$V_{IL}$	0	—	0.6	V	
Logic 1	$V_{IH}$	2.4	—	$V_{D1}$	V	
Capacitance	$C_{IN}$	—	—	10	pf	
Leakage	$I_{LC}$	—	—	$\pm 10$	$\mu\text{A}$	
<b>RESET, SBY RESET</b>						
Logic 0	$V_{IL1}$	0	—	0.6	V	
Logic 1	$V_{IH1}$	3.6	—	$V_{D1}$	V	
Oscillator Leakage OSC 1	—	1.0	—	10	$\mu\text{A}$	No Load, OSC1 = 7.0V
<b>Outputs</b>						
SBY, DIGITAL OUT, C1, C2, C3, $\overline{\text{LRQ}}$ , ROM DISABLE, ROM CLOCK, SER OUT Logic 0	$V_{OL}$	0	—	0.6	V	0.72mA (2 LS TTL Loads)
Logic 1	$V_{OH}$	3.5	—	$V_{D1}$	V	-50 $\mu\text{A}$ (2 LS TTL Loads)

**AC CHARACTERISTICS**

Operating Temperature:  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$

Characteristics	Sym	Min	Typ	Max	Units	Conditions
Clock Frequency	—	—	3.120	—	MHz	Crystal
Reset, $\overline{\text{SBY}}$ Reset	$t_{pw1}$	100	—	—	$\mu\text{s}$	
$\overline{\text{ALD}}$ (<800ns)	$t_{pw2}$	200	—	800	ns	
A1-A8 Set Up	$t_{s2}$	160	—	—	ns	
A1-A8 Hold	$t_{h2}$	160	—	—	ns	
$\overline{\text{ALD}}$ ( $\geq 800\text{ns}$ )	$t_{pw3}$	800	—	—	ns	
A1-A8 Set Up	$t_{s3}$	0	—	—	ns	
A1-A8 Hold	$t_{h3}$	1200	—	—	ns	
$\overline{\text{LRQ}}$	$t_{pd0}$	—	—	640	ns	
SBY	$t_{pd0}$	—	—	640	ns	




Fig. 1 TIMING DIAGRAM

## PIN FUNCTIONS

Pin Number	Name	Function
1	$V_{SS}$	Ground
2	$\overline{\text{RESET}}$	A logic 0 resets the SP. Must be returned to a logic 1 for normal operation.
3	ROM DISABLE	For use with an external serial speech ROM. A logic 1 disables the external ROM.
4,5,6	C1,C2,C3	Output control lines used by an external serial speech ROM.
7	$V_{DD}$	Primary power supply.
8	SBY	STANDBY. A logic 1 output indicates that the SP is inactive (i.e., not talking) and $V_{DD}$ can be powered down externally to conserve power. When the SP is reactivated by an address being loaded, SBY will go to a logic 0.
9	$\overline{\text{LRQ}}$	LOAD REQUEST. $\overline{\text{LRQ}}$ is a logic 1 output whenever the input buffer is full. When $\overline{\text{LRQ}}$ goes to a logic 0, the input port is loaded by placing the 8 address bits on A1-A8 and pulsing the ALD input.
10,11,13,14, 15,16,17,18	A8,A7,A6,A5, A4,A3,A2,A1	8-bit address which defines any one of 256 speech entry points.
12	SER OUT	SERIAL ADDRESS OUT. This output transfers a 16-bit address serially to an external speech ROM.
19	SE	STROBE ENABLE. Normally held in a logic 1 state. When tied to ground, ALD is disabled and the SP will automatically latch in the address on the input bus approximately $1\mu\text{s}$ after detecting a logic 1 on any address line.
20	$\overline{\text{ALD}}$	ADDRESS LOAD. A negative pulse on this input loads the 8 address bits into the input port. The leading edge of this pulse causes $\overline{\text{LRQ}}$ to go high.
21	SER IN	SERIAL IN. This is an 8-bit serial data input from an external speech ROM.
22	TEST	A logic 1 places the SP in test mode. This pin should normally be grounded.
23	$V_{D1}$	Standby power supply for the interface logic and controller.
24	DIGITAL OUT	Pulse width modulated digital speech output which, when filtered by a 5kHz low pass filter and amplified, will drive a loudspeaker.
25	$\overline{\text{SBY RESET}}$	STANDBY RESET. A logic 0 resets the interface logic. Normally should be a logic 1.
26	ROM CLOCK	1.56MHz clock for an external serial speech ROM.
27	OSC 1	XTAL IN. Input connection for a 3.12MHz crystal.
28	OSC 2	XTAL OUT. Output connection for a 3.12MHz crystal.





Fig. 2 TYPICAL APPLICATION STAND ALONE CONFIGURATION



Note: Pinout shown is for SPR-16 and SPR-32

Fig. 3 TYPICAL APPLICATION MICROCOMPUTER INTERFACE