Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DESCRIPTION

The M35040-XXXFP and M35041-XXXFP are character pattern display controllers designed to display title, time and date, and operation messages inside the viewfinder. It uses a silicon gate CMOS process and is housed in a 20-pin shrink SOP package.

The differences among M35040-XXXFP and M35041-XXXFP are noted below.

The descriptions that follow describe the M35040-XXXFP unless otherwith noted.

Tupo como	Characters	DA7 of display RAM
Type name	available	(bit 7 of addresses 0016 to EF16)
M35040-XXXFP	128	Set to "0"
M35041-XXXFP	256	Set the MSB of character code


The character patterns for the M35040-001FP and M35041-001FP which are standard ROM type of the M35040-XXXFP and M35041-XXXFP are also included.

FEATURES

- Screen composition ------ 24 columns × 10 lines

- Vertical direction
 Vertical direction
 Generation
 Generation
- Cycle : approximately 1 second, or approximately 0.5 seconds Duty : 25%, 50%, or 75%
 - Duty 23%, 50%, 0173%
- Data input By the 16-bit serial input function
- Coloring

Character unit	8 colors (RGB output)
Raster coloring	8 colors (RGB output)
	Specified by register
Matrix-outline coloring	8 colors (RGB output)
	Specified by register
Border coloring	8 colors (RGB output)
	Specified by register



- Blanking
 Blanking0
 Blanking0
 Character size blanking
 Border size blanking
 Border size blanking
 Matrix-outline blanking
 Blanking1
 Blanking of the border size for the G
 component of RGB output.
 Blanking2
 Blanking of the border size for the B
 component of RGB output.
 Synchronized separation circuit
 Built-in
 Output ports
 6 shared output ports (toggled between RGB output)
 4 dedicated output ports
 Oscillation stop function
 Be possible to stop the oscillation for display
- Display RAM erase function
- Reversed character display function (character unit)

APPLICATION

Cam corder




SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Pin Number	Symbol	Pin name	Input /Output	Function
1	OSC1	Pins for attachment of	Input	There are the pins for attaching an external display oscillator circuit. The standard oscillation fre-
2	OSC2	 external oscillator circuit 	Output	quency is approximately 7MHz. This oscillation frequency determines the horizontal position of the display on the viewfinder and the width of the characters. LC oscillation and RC oscillation are possible.
3	CS	Chip select input	Input	This is the chip select pin, and when serial data transmission is being carried out, it goes to "L". Hysteresis input. Includes built-in pull-up resistor.
4	SCK	Serial clock input	Input	When $\overline{\text{CS}}$ pin is "L", SIN serial data is taken in when SCK rises. Hysteresis input, Built-in pull-up resistor is included.
5	SIN	Serial data input	Input	This is the pin for serial input of data and addresses for the display control register and the display data memory. Hysteresis input. Inculdes built-in pull-up resistor.
6	ĀĊ	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Includes built-in pull-up resistor.
7	P6	Port P6 output	Output	This is the output port. Port data is set by PTD6.
8	P7	Port P7 output	Output	This is the output port. Port data is set by PTD7.
9	P8	Port P8 output	Output	This is the output port. Port data is set by PTD8.
10	P9	Port P9 output	Output	This is the output port. Port data is set by PTD9.
11	V _{SS}	Earthing pin	-	Please connect to GND using circuit earthing pin.
12	P0	Port P0 output	Output	This pin can be toggled between port pin output and BLNK0 signal output.
13	P1	Port P1 output	Output	This pin can be toggled between port pin output and R signal output.
14	P2	Port P2 output	Output	This pin can be toggled between port pin output, BLNK1 signal output, and CO signal output.
15	P3	Port P3 output	Output	This pin can be toggled between port pin output and G signal output.
16	P4	Port P4 output	Output	This pin can be toggled between port pin output, BLNK2 signal output, and BLNK signal output.
17	P5	Port P5 output	Output	This pin can be toggled between port pin output and B signal output.
18	HOR	Horizontal synchro- nization signal input	Input	This pin inputs the horizontal synchronization signal. Hysteresis input.
19	VERT	Vertical synchroniza- tion signal input	Input	This pin inputs the vertical synchronization signal. Hysteresis input.
20	V _{DD}	Power pin	_	Please connection to $+5V$ or $+3V$ with the power pin.

PIN DESCRIPTION





SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Renesas Technology Corp.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

MEMORY CONSTITUTION

RAM (address 00_{16} to $\mathsf{EF}_{16})$ are set to "FF_{16}" when the $\overline{\mathsf{AC}}$ pin level is "L".

Address 00_{16} to EF_{16} are assigned to the display RAM, address $F0_{16}$ to $F5_{16}$ are assigned to the display control registers. The internal circuit is reset and all display control registers (address $F0_{16}$ to $F5_{16}$) are set to "0" and display

The memory constitution of the M35040-XXXFP is different from the M35041-XXXFP.

Each of them are shown in Figure 1 and Figure 2.

Bit Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
0016	0	0	CF	REV	BLINK	в	G	R	0	C ₆	C ₅	C₄	C ₃	C ₂	C1	Co
			CF	Reverse	Blinking	Cha	aracter	color				Chara	acter co	de		
EF16	0	0	CF	REV	BLINK	в	G	R	0	C ₆	C ₅	C₄	C ₃	C2	C1	C0
F0 ₁₆	0	0	0	SEPV	PTD 5	PTD 4	PTD 3	PTD 2	PTD 1	PTD 0	PTC 5	PTC 4	РТС 3	PTC 2	PTC 1	PTC 0
F1 ₁₆	0	0	0	TEST 2	TEST 1	TEST 0	PLTV	PLTH	SYNCV	SPACE 2	SPACE 1	SPACE 0	PTD 9	PTD 8	PTD 7	PTD 6
F2 ₁₆	0	0	0	BLINK 2	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0	HP 5	HP 4	НР 3	HP 2	HP 1	HP 0
F3 ₁₆	0	0	0	RB	RG	RR	_	B/F	VSZ 21	VSZ 20	VSZ 11	V\$Z 10	HSZ 21	HSZ 20	HSZ 11	нsz 10
F4 ₁₆	0	0	0	FB	FG	FR	DSP 9	DSP 8	DSP 7	DSP 6	DSP 5	DSP 4	DSP 3	DSP 2	DSP 1	DSP 0
F5 ₁₆	0	0	0	вв	BG	BR	EXP	CVF	BCOL	STOP 1	DSPON	RAMERS	BLK 1	BLK 0	BLINK 1	BLINK 0

Fig. 1 Memory constitution (M35040-XXXFP)

Bit Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
0016	0	0	CF	REV	BLINK	в	G	R	C7	C ₆	C5	C₄	C3	C ₂	C1	C ₀
			CF	Reverse	Blinking	Cha	racter c	olor			С	haracte	r code			
EF ₁₆	0	0	CF	REV	BLINK	в	G	R	C7	C ₆	C ₅	C₄	C ₃	C2	C1	C ₀
F0 ₁₆	0	0	0	SEPV	PTD 5	PTD 4	PTD 3	PTD 2	PTD 1	PTD 0	PTC 5	PTC 4	РТС 3	PTC 2	PTC 1	PTC 0
F1 ₁₆	0	0	0	TEST 2	TEST 1	TEST 0	PLTV	₽⊾тн	SYNCV	SPACE 2	SPACE 1	SPACE 0	PTD 9	PTD 8	PTD 7	PTD 6
F2 ₁₆	0	0	0	BLINK 2	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0	HP 5	HP 4	НР З	HP 2	HP 1	HP 0
F3 ₁₆	0	0	0	RB	RG	RR		B∕F	VSZ 21	VSZ 20	VSZ 11	VSZ 10	HSZ 21	HSZ 20	HSZ 11	HSZ 10
F416	0	0	0	FB	FG	FR	DSP 9	DSP 8	DSP 7	DSP 6	DSP 5	DSP 4	DSP 3	DSP 2	DSP 1	DSP 0
F5 ₁₆	0	0	0	вв	BG	BR	EXP	CVF	BCOL	STOP 1	DSPON	RAMERS	BLK 1	BLK 0	BLINK 1	BLINK 0

Fig. 2 Memory constitution (M35041-XXXFP)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

SCREEN CONSTITUTION

The screen lines and rows are determined from each address of the display RAM. The screen consitution is shown in Figure 3.

Row	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
1	00 ₁₆	0116	0216	0316	0416	05 ₁₆	0616	0716	0816	0916	0A16	0B16	0C16	0D16	0E16	0F16	1016	1116	1216	1316	1416	1516	1616	17
2	1816	1916	1A ₁₆	1B ₁₆	1C16	1D16	1E16	1F ₁₆	20 ₁₆	2115	2216	2316	2416	2516	2616	2716	28 ₁₆	29 ₁₆	2A16	2B ₁₆	2C16	2D16	2E16	2F
3	3016	3116	3216	3316	34 ₁₆	35 ₁₆	3616	37 ₁₆	3816	3916	3A16	3B16	3C16	3D16	3E16	3F16	40 ₁₆	4116	42 ₁₆	4316	4416	4516	4616	47
4	4816	4916	4A16	4B ₁₆	4C16	4D ₁₆	4E ₁₆	4F ₁₆	50 ₁₆	5116	5216	5316	5416	5516	5616	5718	5816	5916	5A16	5B16	5C16	5D16	5E16	5F
5	60 ₁₆	6116	62 ₁₆	6316	64 ₁₆	6516	6616	67 ₁₆	68 ₁₆	69 ₁₆	6A16	6B ₁₆	6C16	6D16	6E16	6F16	7016	7118	7216	7316	7416	7516	7616	77
6	78 ₁₆	79 ₁₆	7A ₁₆	7B ₁₆	7C16	7D16	7E16	7F ₁₆	8016	81 ₁₆	8216	8316	84 ₁₆	8516	8616	87 ₁₆	8816	8916	8A16	8B16	8C16	8D16	8E16	8F-
7	90 ₁₅	91 ₁₆	92 ₁₆	9316	9416	9516	9618	97 ₁₆	98 ₁₆	99 ₁₆	9A ₁₆	98 ₁₆	9C16	9D ₁₆	9E16	9F16	A016	A116	A216	A316	A416	A516	A616	A7-
8	A816	A9 ₁₆	AA16	AB ₁₆	AC ₁₆	AD ₁₆	AE ₁₆	AF ₁₆	B016	B116	B216	B3 ₁₆	B416	B516	B616	B716	B816	B916	BA ₁₆	8818	BC16	BD ₁₆	BE16	BF
9	C016	C116	C216	C3 ₁₆	C416	C516	C616	C716	C816	C916	CA ₁₆	CB16	CC16	CD ₁₆	CE16	CF16	D016	D116	D216	D316	D416	D516	D616	D7
10	D816	D916	DA ₁₆	DB16	DC ₁₆	DD ₁₆	DE ₁₆	DF16	E016	E116	E216	E316	E416	E516	E616	E716	E816	E916	EA ₁₆	EB ₁₆	EC ₁₆		EE16	

Fig. 3 Screen constitution



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

REGISTERS DESCRIPTION

(1) Address F0₁₆

DA	Register		Contents	Devedu
DA	Register	Status	Function	Remarks
		0	P0 output (port P0). Port data is set by PTD0.	BLNK0 outputs RGB output blanking.
0	PTC0	1	BLNK0 output. Polarity is set by PTD0.	Blanking status is determined by BLK0 BLK1, and DSP0 to DSP9 settings.
		0	P1 output (port P1). Port data is set by PTD1.	
1	PTC1	1	R signal output. Polarity is set by PTD1.	
		0	P2 output (port P2). Port data is set by PTD2.	BLNK1 outputs the blanking of the borde
2	PTC2	1	BLNK1 output. Polarity is set by PTD2.	 size for the G component of RGB output. BLNK1 outputs the blanking of the borde
		0	P3 output (port P3). Port data is set by PTD3.	size regardless of BLK0 or BLK1.
3	PTC3	1	G signal output. Polarity is set by PTD3.	
		0	P4 output (port P4). Port data is set by PTD4.	BLNK2 outputs the blanking of the borde
4	PTC4	1	BLNK2 output. Polarity is set by PTD4.	size for the B component of RGB output. BLNK2 outputs the blanking of the borde
		۲	P5 output (port P5). Port data is set by PTD5.	size regardless of BLK0 or BLK1.
5	PTC5	1	B signal output. Polarity is set by PTD5.	
		0	"L" output (P0 output) or negative polarity output (BLNK0 output).	
6	PTD0	1	"H" output (P0 output) or positive polarity output (BLNK0 output).	
7		0	"L" output (P1 output) or negative polarity output (R signal output).	_
/	PTD1	1	"H" output (P1 output) or positive polarity output (R signal output).	
	DTDA	0	"L" output (P2 output) or negative polarity output (BLNK1 output).	
8	PTD2	1	"H" output (P2 output) or positive polarity output (BLNK1 output).	
		0	"L" output (P3 output) or negative polarity output (G signal output).	Port data control
9	PTD3	1	"H" output (P3 output) or positive polarity output (G signal output).	
		0	"L" output (P4 output) or negative polarity output (BLNK2 output).	
A	PTD4	1	"H" output (P4 output) or positive polarity output (BLNK2 output).	
	DTDC	0	"L" output (P5 output) or negative polarity output (B signal output).	
В	PTD5	1	"H" output (P5 output) or positive polarity output (B signal output).	
6	CED1/	0	Synchronization separated circuit OFF.	Vertical synchronization signal is separated
с	SEPV	1	Synchronization separated circuit ON.	 from composite synchronization signal.
		Law and the second s		

Note : The mark O around the status value means the reset status by the "L" level is input to AC pin.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Address F1₁₆

r				
DA	Register		Contents	9
DA	negister	Status	Function	Rémarks
		0	"L" output (port P6)	Port data control (port P6 to P9)
0	PTD6	1	"H" output (port P6)	
		0	"L" output (port P7)	
1	PTD7	1	"H" output (port P7)	
		0	"L" output (port P8)	
2	PTD8	1	"H" output (port P8)	
		0	"L" output (port P9)	
3	PTD9	1	"H" output (port P9)	
		0	SPACE Number of Lines and Space	Leave one line worth of space in the vertical
4	SPACE0	T	2 1 0 (S represents space) 0 0 0 10	direction. For example, 5⑤5 indicates two sets of 5
		0	0 0 1 5 5 0 1 0 5 5 5	lines with a line of spaces between lines 5 and 6.
5	SPACE1	1	0 1 1 5 [s] [s] [s] 5 1 0 0 1 [s] 8 [s] 1	A line is 18 XN horizontal scan lines. N is determined by the character size in the
		0	1 0 1 2 \$\begin{array}{c} 5 & 5 & 2 & 2 & 2 & 2 & 2 & 2 & 2 & 2 &	vertical direction as follows: $\times 1 \text{ N}=1 \times 2 \text{ N}=2$
6	SPACE2	1	1 1 1 4 § 2 § 4 § represents one line worth of spaces.	×3 N=3 ×4 N=4
		0	Output after port output is set to PTD9.	Selects whether port P9 output is synchro-
7	SYNCV	1	Output after synchronizing port output to V.	nized with vertical synchronization,
		0	Negative polarity input (HOR pin).	Sets the polarity of HOR pin.
8	PLTH	1	Positive polarity input (HOR pin).	
		0	Negative polarity input (VERT pin).	Sets the polarity of VERT pin.
9	PLTV	1	Positive polarity input (VERT pin).	
		0	It should be fixed to "0".	
A	TESTO	1	Can not be used.	
			It should be fixed to "0".	
в	TEST1	1	Can not be used.	
		0	It should be fixed to "0".	
с	TEST2	1	1	
		1	Can not be used.	

Note : The mark () around the status value means the reset status by the "L" level is input to AC pin.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3)	Address	F2 ₁₆
-----	---------	------------------

DA	Decister		Contents	
DA	Register	Status	Function	Remarks
0	HP0 (LSB)	٥	If HS is the horizontal display start location,	Horizontal display start location i specified using the 6 bits from HP
		1	$HS = T \times (4 \sum_{n=0}^{5} 2^{n} HP_{n} + N).$	to HP0. Note : HP5 to $0 = (000000_2)$ and
1	HP1	0	n=0	(000001 ₂) setting is forbidden
		1	T: The oscillation cycle of oscillator OSC1, 2	
2	HP2	0		
		1		
3	НРЗ	•	HSZ11 HSZ10 N HSZ21 HSZ20 N	
		1	0 0 9	
4	HP4	0	0 1 10 1 0 11	
		1	1 1 12	
5	HP5	0		
	(MSB)	1		
6	VP0	0	If VS is the vertical display start location,	The vertical start location is speci fied using the 6 bits from VP5 t
	(LSB)	1	5	VP0. Note1. In case of B/F register is "0"
7	VP1	0	$VS = H \times (4 \sum_{n=0}^{5} 2^{n} VP_{n} + 3).$	
		1		
8	VP2	0	H : Cycle with the horizontal synchronizing pulse	
		1		
9	VP3	0	L	
		1	⊢ ∫ vs	
A	VP4	0		
		1	HS Character	
в	VP5	0	> (Note1) displaying area	
	(MSB)	1	، ل <u>ـــــــ</u>	
с	BLINK2	0	Division of vertical synchronization signal into 1/64. Cycleapproximately 1 second	Blinking cycle can be altered
0	DEMINZ	1	Division of vertical synchronization signal into 1/32. Cycleapproximately 0.5 second	

Note : The mark O around the status value means the reset status by the "L" level is input to AC pin.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(4) Address F3₁₆

DA	Decister		Contents	
DA	Register	Status	Function	Remarks
		0		Character size setting in the hor
0	HSZ10	1	HSZ10 0 1	zontal direction for the first line.
		0	0 1T/1dot 2T/1dot	
1	HSZ11	1	1 3T/1dot 4T/1dot	
2	HSZ20	0	HSZ20	Character size setting in the hor zontal direction for the 2nd line t
		1	HSZ21 0 1	10th line.
		0	0 1T/1dot 2T/1dot	
3	HSZ21	1	1 3T/1dot 4T/1dot	
		0		Character size setting in the vertica
4	VSZ10	1	VSZ10 0 1	direction for the first line.
		0	0 1H/1dot 2H/1dot	
5	VSZ11	1	1 3H/1dot 4H/1dot	
6	VSZ20	0	VSZ20	Character size setting in the vertica direction for the 2nd line to 10th line
		1	VSZ21 0 1	
7	VSZ21	0	0 1H/1dot 2H/1dot 1 3H/1dot 4H/1dot	
,	V5221	1		
		0	Synchronize with the leading edge of horizontal syn nazation.	chro- Synchronize with the front porch o
8	B/F	1	Synchronize with the trailing edge of horizontal syn nazation.	chro- chro- chronazation signal.
		0	It should be fixed to "0".	
9		1	Can not be used.	
		0	Proto	Sets the color of all blankings.
А	RR		RBRGRRColor000Black	Gets the color of all blankings.
		1	0 0 1 Red	
_		0	0 1 0 Green	
в	RG	1	0 1 1 Yellow 1 0 0 Blue	
			1 0 1 Magenta	
с	RB	0	1 1 0 Cyan	
0		1	1 1 1 White	

Note : The mark \bigcirc around the status value means the reset status by the "L" level is input to $\overline{\text{AC}}$ pin.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(5) Address F4₁₆

	D takan			Content	(5			Remerice
DA	Register	Status		Fur	oction			Remarks
		0	Line 1 is in the d	splay mode	specified	by BLK0 a	ınd BLK1.	Sets the display mode of line 1.
0	DSP0	1	Line 1 is in a diffe	erent display	/ mode (N	ote 2).		
_		0	Line 2 is in the d	splay mode	specified	by BLK0 a	ind BLK1.	Sets the display mode of line 2.
1	DSP1	1	Line 2 is in a diffe	erent display	mode (N	ote 2).		
		0	Line 3 is in the di	splay mode	specified	by BLK0 a	ind BLK1.	Sets the display mode of line 3.
2	DSP2	1	Line 3 is in a diffe	erent display	/ mode (N	ote 2).		
		0	Line 4 is in the di	splay mode	specified	by BLK0 a	ind BLK1.	Sets the display mode of line 4.
3	DSP3	1	Line 4 is in a diffe	erent display	mode (N	ote 2).		
		0	Line 5 is in the di	splay mode	specified	by BLK0 a	ind BLK1.	Sets the display mode of line 5.
4	DSP4	1	Line 5 is in a diffe	erent display	/ mode (N	ote 2).		
		0	Line 6 is in the di	splay mode	specified	by BLK0 a	IND BLK1.	Sets the display mode of line 6.
5	DSP5	1	Line 6 is in a diffe	erent display	/ mode (N	ote 2).		
		0	Line 7 is in the di	splay mode	specified	by BLK0 a	ind BLK1.	Sets the display mode of line 7.
6	DSP6	1	Line 7 is in a diffe	erent display	y mode (N	ote 2).		
		0	Line 8 is in the di	splay mode	specified	by BLK0 a	ind BLK1.	Sets the display mode of line 8.
7	DSP7	1	Line 8 is in a diffe	erent display	y mode (N	ote 2).		
		0	Line 9 is in the di	splay mode	specified	by BLK0 a	Ind BLK1.	Sets the display mode of line 9.
8	DSP8	1	Line 9 is in a diffe	erent display	/ mode (N	ote 2).		
		0	Line 10 is in the	lisplay mod	e specifie	d by BLK0	and BLK1.	Sets the display mode of line 10.
9	DSP9	1	Line 10 is in a dif	ferent displa	ay mode (Note 2).		
		0	FB	FG	FR	Color		Sets the blanking color of the bor
A	FR	1	0	0	0	Black		der size.
		0	0	0	1 0	Red Green		
в	FG	1	0	0	1	Yellow Blue		
			1	0	1	Magenta		
с	FB	0	1	1	0	Cyan White		

Note1 : The mark \bigcirc around the status value means the reset status by the "L" level is input to \overline{AC} pin. Note2 : See the display form.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(6) Address F5₁₆

DA	Register				Conten	ts				Bornatia
UA.	negister	Status			Fui	nction				- Remarks
0	BLINKO	0	-	BLINK BLINK1	0	0	1			Blinking duty ratio can be altered
				0		nking OFF	Dut 25%			
1	BLINK1	0	-	1	D 5	outy 0%	Dut: 75%			
		0		<u> </u>			·····			Display mode variable
2	BLK0	1	-	BLK1	' 	0	1			
		0	-	0		nking PFF	Charac size			
3 BLK1		1		1		rder ize	Matrix-ou size	tline		
	BALLER	0	RAM not	erased						There is no need to reset becaus
4	RAMERS	1	RAM era	sed						there is no register for this bit.
5	DODON	0	Display (DFF						Display can be altered.
5	DSPON	1	Display (ОN						·
-		0	Oscillatio	on of OSC1, C	SC2 fo	or displa	ау			OSC1 and OSC2 oscillation switching. To stop the oscillation, set \overline{C}
6	STOP1	1	Stop the	oscillation of	OSC1,	OSC2	for displa	у		pin to "H" level and DSPOI (address $F5_{16}$) to "0".
7	BCOL	0	Blanking	of BLK0, BL	<1					Sets all raster blanking
,	BCOL	1	Ail raster	blanking						
8	CVF	٥	R, G, B, I	BLNKO, BLNI	(1, and	BLNK	2 signal c	utput		CO and BLNK are output in associa
0		1	R, G, B, I	BLNKO, CO, a	and BLI	NK sigr	nal output			tion with CF bits in the addresses 00, to EF ₁₆ of the display RAM (DAD).
		0	BLNK0 s color	ignal outputs	blankii	ng rega	ardless o	f the c	character	Select whether to output BLNK
9	EXP	1	Cuts BLN	IK0 signal for	black	charact	ter.			signal or cut in case of black char acter.
•		0		ВВ	BG	BR	Col			Sets the blanking color of the Mat
A	BR	1		0	0	0	Bla	sk 🛛		rix-outline size.
_		0		0	0	1 0	Re Gre			
в	BG	1		0	1	1	Yell			
		0		1	0	1	Mage			
С	BB	1		1	1	i	Whi			



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DISPLAY FORM 1

The M35040-XXXFP has blanking 0 to blanking 2 function. Table 1 shows display form of blanking 0. Table 2 shows display form of blanking 1 and blanking 2.

Table 1.	Display form of blanking 0	

BCOL	Standard	blanking	When the all of registers	When some of registe	ers DSPi are set to "1".	
BCOL	BLK1	BLK0	DSPi are set to "0".	DSPi=0	DSPi=1	BLNK0 output
0	0	0	OFF	Border F (RGB)	Character	When the blanking status is blanking off, the BLNK0 output is outline output. B (RGB)
0	0	1	Character	Character	Border F (RGB)	
0	1	0	Border F (RGB)	Border F (RGB)	Matrix-outline B (RGB)	
0	1	1	Matrix-outline B (RGB)	Matrix-outline B (RGB)	Character	
1	0	0	Character	Border F (RGB)	Character	All raster blanking
1	0	1	Character	Character	Border F (RGB)	All raster blanking
1	1	0	Border F (RGB)	Border F (RGB)	Matrix-outline B (RGB)	All raster blanking
1	1	1	Matrix-outline B (RGB)	Matrix-outline B (RGB)	Character	All raster-blanking

Note: i ==0 to 9

Table 2. Display form of blanking 1 and blanking 2	Table 2.	Display form of blanking 1	and blanking 2
--	----------	----------------------------	----------------

BLNK1 output	Blanking for G bit (display RAM)	Border
BLNK2 output	Blanking for B bit (display RAM)	Border



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Display form 2

Setting of register CF	CF=1	CF=0	CF=1	CF=1
Character color	Red	Green	Blue	Black
Scanning				
	в		Note2	¥
		[]	<u> </u>	
	G		Note1	
	В			
Setting of register		_		
CVF=0				
BLNK1				
EXP=0 BLNK2		<u></u>		
/ BLNKO				
CVF=0				
EXP=1				
\ BLNK2			·····	
			[]	[]
CVF=1 / BLNK0	····		[، ۱
EXP=0			L	
BLNK(BLNK	2) [
		 1		
CVF=1 / BLNK0				
EXP=1 (CO(BLNK1)				
BLNK(BLNK	2)	<u></u>		
Note1. The c	olor is set using the registers	FR, FG, and FB.		
2. When	the register EXP="0", the ou	tput level is low.		
When	the register EXP="1", the co	lor is set using the registers E	3R, BG, and BB.	
Fig. 4 Display form		Manut		



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DATA INPUT EXAMPLE

Data of display RAM and display control registers can be set by the serial input function. Example of data setting at

M35040-XXXFP is shown in Figure 5 and example of data setting at M35041-XXXFP is shown in Figure 6.

	Memory	/ Contents	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA
No.	Address/Data	Addition	F	Ę	D	с	в	A	9	8	7	6	5	4	3	2	1	0
1	Address (F5 ₁₆)	Setting to address	o	0	0	0	0	0	0	0	1	1	1	1	o	1	0	1
2	Data (F5 ₁₆)	Display OFF	o	o	0	0	0	o	0	0	0	0	0	1	1	0	0	0
3	Data (00 ₁₆)		0	0	CF	REV	BLINK	в	G	R	0	C ₆	C5	C4	С3	C2	C1	C ₀
4	Data (01 ₁₆)		0	0	CF	REV	BLINK	в	G	в	0	C ₆	C5	C4	C3	C2	C1	C0
	•										:							
242	Data (EF ₁₆)	Setting to display	o	0	CF	REV	BLINK	в	G	R	0	C ₆	C5	C₄	C3	C2	C1	C ₀
243	Data (F0 ₁₆)	RAM (addresses	o	0	o	SEPV	PTD 5	PTD 4	PTD 3	PTD 2	PTD 1	PTD 0	РТС 5	РТС 4	РТС 3	PTC 2	PTC 1	PTC 0
244	Data (F1 ₁₆)	registers (addresses	0	0	0	0	0	0	PLTV	PLTH	SYNCV	SPACE 2	SPACE	SPACE 0	PTD 9	PTD 8	PTD 7	PTD 6
245	Data (F2 ₁₆)	- F0 ₁₆ to F5 ₁₆)	0	0	0	BLINK 2	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0	HP 5	HP 4	HP 3	НР 2	HP 1	HP 0
246	Data (F3 ₁₆)		o	0	0	RB	RG	RR	o	8/F	vsz 21	VSZ 20	vsz 11	V\$Z 10	HSZ 21	нsz 20	HSZ 11	HSZ 10
247	Data (F4 ₁₆)		0	0	0	FB	FG	FR	DSP 9	DSP 8	DSP 7	DSP 6	DSP 5	DSP 4	DSP 3	DSP 2	DSP 1	DSP 0
248	Data (F5 ₁₆)		0	0	0	вв	BG	BR	ЕХР	CVF	0	0	1	o	BLK.	BLK 0	BLINK 1	BLINK 0

Fig. 5 Example of data setting at M35040-XXXFP by the serial input function

No.	Memory	y Contents	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA
NO.	Address/Data	Addition	F	Е	D	с	в	Α	9	8	7	6	5	4	3	2	1	0
1	Address (F5 ₁₆)	Setting to address	0	o	0	o	0	0	0	0	1	1	1	1	0	1	0	ı
2	Data (F5 ₁₆)	Display OFF	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	o
3	Data (00 ₁₆)		o	o	CF	REV	BLINK	в	G	R	C7	C6	C5	C4	C3	C2	C1	C0
4	Data (01 ₁₆)		0	o	CF	REV	BLINK	в	G	R	C7	C ₆	C5	C4	C3	C2	C1	C ₀
	:						,				:	•						
242	Data (EF ₁₆)		o	ο	CF	REV	BLINK	в	G	R	C7	C ₆	C5	C₄	C3	C2	C1	C0
243	Data (F0 ₁₆)	RAM (addresses	0	o	0	SEPV	PTD 5	PTD 4	PTD 3	PTD 2	PTD 1	PTD 0	PTC 5	PTC 4	РТС 3	PTC 2	PTC 1	РТС 0
		- 00 ₁₆ to EF ₁₆) and										SPACE	SPACE	SPACE	PTD	PTD	PTD	PTD
244	Data (F1 ₁₆)	registers (addresses	0	0	0	0	0	0	PLTV	PLTH	SYNCV	2	1	0	9	8	7	6
		F016 to F516)	D	0	0	BLINK	VP	VP	VP	VP	VP	٧P	HP	HP	HP	HP	HP	HP
245	Data (F2 ₁₆)		0	0	Ű	2	5	4	3	2	1	0	5	4	3	2	1	0
246	Data (F3 ₁₆)		0	0	0	RB	RG	88	0	B/F	vsz	VSZ	vsz	vsz	HSZ	HSZ	HSZ	HSZ
240	Data (7316)			Ľ			ng		Ľ.	577	21	20	11	10	21	20	11	10
247	Data (F4 ₁₆)		o	0	0	FB	FG	FR	DSP 9	DSP 8	DSP 7	DSP 6	DSP 5	DSP 4	DSP 3	DSP 2	DSP 1	DSP 0
		1	_						EVE	0.15		0			BLK	BLK	BLINK	BLINK
248	Data (F5 ₁₆)		0	0	0	BB	BG	BR	EXP	CVF	0	0	1	0	1	0	· .	0

Fig. 6 Example of data setting at M35041-XXXFP by the serial input function



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

SERIAL DATA INPUT TIMING

- (1) Serial data should be input with the LSB first.
- (2) The address consists of 16 bits.
- (3) The data consists of 16 bits.
- (4) The 16 bits in the SCK after the CS signal has fallen are the address, and for succeeding input data, the address is incremented every 16 bits.




Fig. 7 Serial input timing



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

CHARACTER FONT

Images are composed on a 12 \times 18 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.




Fig. 8 Character font and border

Character code $\mathsf{FF}_{\mathsf{16}}$ is fixed as blank, without a background.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Timing Requirements (Ta=-20°C to +70°C, V _{DD} =5±0.5V, unless otherwise relation of the transmission of transmission of transmission of transmission of the transmission of transmission o	noted)

Symbol	Parameter		Limits		11-14	D
Symbol	Parameter	Min.	Тур.	Max.	Unit	Remarks
tw(SCK)	SCK width	200	-	—	ns	
t _{su(cs)}	CS setup time	200		—	ns	
th(cs)	CS hold time	2		_	μs	0 5 0
t _{su(sin)}	SIN setup time	200	—		ns	See Figure 9
t _{h(sin)}	SIN hold time	200	—	_	ns	
tword	1 word writing time	10	_	—	μs	




Fig. 9 Serial input timing requirements



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage	With respect to V _{SS} .	-0.3 to 6.0	v
V1	Input voltage		$V_{SS} = -0.3 \le V_1 \le V_{PD} + 0.3$	v
Vo	Output voltage		V _{ss} ≦V _o ≦V _{pp}	V
Pd	Power dissipation	T _a =25℃	150	mW
Topr	Operating temperature		-20 to 70	с.
Tstg	Storage temperature		-40 to 125	ů.

RECOMMENDED OPERATING CONDITIONS (VDD=5V, Ta=-20 to 70°C, unless otherwise noted)

Symbol	Parameter		Unit		
	T diameter	Min.	Тур.	Max.	Unit
V _{DD}	Supply voltage	3.0	5.0	5.5	v
VIH	"H" level input voltage SIN, SCK, CS, AC, HOR, VERT	0.8V _{DD}	VDD	VDD	v
VIL	"L" level input voltage SIN, SCK, CS, AC, HOR, VERT	0	0	0.2V _{DD}	v
f _{OSC1}	Oscillating frequency for display	6.3	7.0	7.7	MHz

Symbol	Parameter	Test conditions	Limits			
			Min.	Тур.	Max.	Unit
V _{DD}	Supply voltage	T _a =20 to 70°C	3.0	5.0	5.5	v
I _{DD}	Supply current	V _{DD} =5.5V	_	10	20	mA
V _{он}	"H" level output voltagь, P0 to P9	V _{DD} =4.5V, I _{OH} =0.4mA	3.5		-	v
Vol	"L" level output voltage, P0 to P9	V _{DD} =4.5V, I _{OL} =0.4mA			0.4	V
Rı	Pull-up resistance SCK, AC, CS, SIN		10	30	100	kΩ



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Note for Supplying Power

Timing of power supplying to $\overline{\text{AC}}$ pin

The internal circuit of M35040-XXXFP/M35041-XXXFP is reset when the level of the auto clear input pin \overline{AC} is "L". This pin is hysteresis input with the pull-up resistor. The timing about power supplying of \overline{AC} pin is shown in Figure 10.




Fig. 10 Timing of power supplying to AC pin

After supplying the power (V_{DD} and V_{SS}) to M35040-XXXFP/ M35041-XXXFP and the supply voltage becomes more than 0.8 \times V_{DD}, it needs to keep V_{IL} time; tw of the $\overline{\text{AC}}$ pin for more than 1ms.

PRECAUTION FOR USE

Notes on noise and latch-up

In order to avoid noise and latch-up, connect a bypass capacitor ($\approx 0.1 \mu F$) directly between the V_{DD} pin and V_{SS} pin using a heavy wire.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

STANDARD ROM TYPE : M35040-001FP

M35040-001FP is a standard ROM type of M35040-XXXFP. The character patterns are fixed to the contents of Figure 11 to 13.




Fig. 11 M35040-001FP character patterns (1)




SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS





...





SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

STANDARD ROM TYPE : M35041-001FP

M35041-001FP is a standard ROM type of M35041-XXXFP. The character patterns are fixed to the contents of Figure 14 to 19.




Fig. 14 M35041-001FP character patterns (1)







Fig. 15 M35041-001FP character patterns (2)










Fig. 17 M35041-001FP character patterns (4)



