

HI-7555/HI-C555

CMOS GENERAL PURPOSE TIMERS


General Description

The HI-7555 and HI-C555 are highly stable CMOS devices capable of producing accurate time delays or frequencies. Terminals are provided for triggering or resetting the device as required. In the time delay mode of operation, the time is precisely controlled by one external resistor and a capacitor. In the oscillator mode, the free running frequency and duty cycle may be accurately controlled by two external resistors and a single external capacitor. The circuit is triggered or reset on the falling edge of the input waveforms.

Features

- Direct Replacement For SE555/NE555 Timers
- Extremely Low Power Consumption
 HI-7555 = 80 μ A Typ.
 HI-C555 = 250 μ A Typ.
- Power Supply Current Spike Suppression During Output Transitions
- 2V to 18V Single-Supply operation
- High Speed Operation HI-7555 = 500KHz Guaranteed
 HI-C555 = 2MHz Guaranteed
- Compatible With High Impedance Timing Elements
- Operates In Either The Astable Or Monostable Mode
- Adjustable Duty Cycle
- Fully Compatible CMOS/TTL/MOS Output
- Military Level Processing Available




Chip Topography



Applications

- Precision Timing
- Pulse Generation
- Time Delay Generation
- Pulse Width Modulation
- Pulse Position Modulation
- Sequential Timing
- Missing Pulse Detection
- Linear Ramp Generation

Pin Configurations




HOLT INC.
 INTEGRATED CIRCUITS

Functional Description

Monostable Operation

The timer is configured as a one-shot in this mode of operation. Referring to figure 1, the external capacitor is initially held discharged by a transistor inside the timer. Upon application of a voltage less than the trigger level ($1/3 V_{DD}$) to the TRIGGER input, the latch is set which releases the short circuit across the external capacitor and drives the OUTPUT pin high. The voltage across the capacitor then increases exponentially with the time constant $t = R_{ACT}$ until the voltage equals the threshold level ($2/3 V_{DD}$). The comparator then resets the latch which, in turn, rapidly discharges the capacitor and drives the OUTPUT pin to its low state. Once triggered, the circuit will remain in this state until the set time has elapsed, even if it is triggered again during this interval.

During monostable operation, the control voltage pin allows the trip voltage of the internal comparators to be externally controlled; thus, the pulse width can be controlled.



BLOCK DIAGRAM

Astable Operation

With the circuit configured as in figure 2 (pins 2 and 6 connected), the timer will trigger itself and run as a multivibrator. The external capacitor charges through R_A and R_B and discharges through R_B only. The frequency of operation may be determined by the equation:

$$\text{Frequency} = \frac{1.5}{(R_A + 2R_B) C_T}$$

The ratio of the two resistors sets the duty cycle per the equation:

$$\text{Duty Cycle} = \frac{R_B}{R_A + 2R_B}$$

High values of R and low values of C are recommended to minimize supply current consumption attributed to the external timing components.

Depending upon the voltage applied to the CONTROL VOLTAGE terminal, oscillation frequency modulation or suppression is possible.




FIGURE 1. MONOSTABLE OPERATION

Truth Table

RESET	TRIGGER	THRESHOLD	OUTPUT	DISCHARGE TRANSISTOR
LOW	DON'T CARE	DON'T CARE	LOW	ON
HIGH	$> 1/3 V_{DD}$	$> 2/3 V_{DD}$	LOW	ON
HIGH	$> 1/3 V_{DD}$	$< 2/3 V_{DD}$	STABLE	STABLE
HIGH	$< 1/3 V_{DD}$	DON'T CARE	HIGH	OFF

NOTE: $\overline{\text{RESET}}$ overrides all other inputs. The $\overline{\text{TRIGGER}}$ input overrides THRESHOLD input.




FIGURE 2. ASTABLE OPERATION

Pin Descriptions

SYMBOL	FUNCTION	DESCRIPTION	SYMBOL	FUNCTION	DESCRIPTION
GND	POWER	0.0V	CONTROL VOLTAGE	INPUT	External control of Threshold and Trigger Voltages.
TRIGGER	INPUT	Sets internal latch when input is less than Trigger Voltage (= 1/3 V _{DD}).	THRESHOLD	INPUT	Resets internal latch when THRESHOLD ≥ Threshold Voltage and TRIGGER ≥ Trigger Voltage.
OUTPUT	OUTPUT	Timer output	DISCHARGE	OUTPUT	Single ended N-channel transistor. OUTPUT Low = On OUTPUT High = Hi-Impedance
RESET	INPUT	Resets internal latch which controls the OUTPUT and DISCHARGE outputs. Active Low.	V _{DD}	POWER	+2V TO +18V

Absolute Maximum Ratings

-55°C ≤ T_A ≤ +125°C, V_{DD} = +5V dc to +18V dc (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	HI-7555	HI-C555	UNIT
Supply Voltage	V _{DD}	DC Power Supply	18.0	18.0	V
Input Voltage Range	V _{IN}		≥ GND - 0.3 ≤ V _{DD} + 0.3	≥ GND - 0.3 ≤ V _{DD} + 0.3	V V
Output Sink Current	I _{SINK}		20.0	150.0	mA
Output Source Current	I _{SOURCE}		1.0	15.0	mA
Operating Temperature Range	T _A	Industrial Military	-40 to +85 -55 to +125	-40 to +85 -55 to +125	°C °C
Storage Temperature Range	T _{STG}	Industrial Military	-50 to +150 -65 to +150	-50 to +150 -65 to +150	°C °C
Lead Temperature		Soldering, 10 seconds	+300	+300	°C
Junction Temperature	T _J		+175	+175	°C
Power Dissipation	P _D	8 Pin TO-99 T _A = +125°C 8 Pin DIP T _A = +125°C 20 Pin Leadless Chip Carrier T _A = +125°C	23 420 550	23 420 550	mW mW mW
Thermal Resistance, Junction - to - Case	θ _{JC}	8 Pin TO-99 8 Pin DIP 20 Pin Leadless Chip Carrier	70 28 20	70 28 20	°C/W °C/W °C/W
Thermal Resistance, Junction - to - Ambient	θ _{JA}	8 Pin TO-99 8 Pin DIP 20 Pin Leadless Chip Carrier	150 119 91	150 119 91	°C/W °C/W °C/W

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

-55°C ≤ T_A ≤ +125°C, V_{DD} = +2 to +18 Volts (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	HI-7555			HI-C555			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Power Supply Current	I _{DD} *	V _{DD} = 5V V _{DD} = 15V V _{DD} = 18V			300 300 350			700 1000 1000	μA μA μA
Trigger Voltage	V _{TR}	V _{DD} = 5V V _{DD} = 15V V _{DD} = 18V	1.30 4.30 5.20		1.80 4.80 5.80	1.30 4.30 4.20		1.80 4.80 5.80	V V V
Trigger Current	I _{TR}	V _{DD} = 5V +25°C ≤ T _A ≤ +125°C V _{DD} = 15V +25°C ≤ T _A ≤ +125°C V _{DD} = 18V +25°C ≤ T _A ≤ +125°C			±50 ±100 ±100			±50 ±100 ±100	nA nA nA
Threshold Voltage	V _{TH}	V _{DD} = 5V V _{DD} = 15V V _{DD} = 18V	2.90 9.20 11.00		3.40 9.70 11.60	2.90 9.20 11.00		3.40 9.70 11.60	V V V

* 1/3 V_{DD} ≤ V_{IN} ≤ 2/3 V_{DD}

DC Electrical Characteristics (cont.)

$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $V_{DD} = +2$ to $+18$ Volts (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	HI-7555			HI-C555			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Threshold Current	I _{TH}	V _{DD} = 5V	$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$			± 50			nA
		V _{DD} = 15V	$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$			± 100			nA
		V _{DD} = 18V	$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$			± 100			nA
High Level Output Voltage	V _{OH}	V _{DD} = 5V	I _{OH} = -1 mA			4.10			V
		V _{DD} = 15V	I _{OH} = -1 mA			14.20			V
		V _{DD} = 15V	I _{OH} = -5 mA			13.50			V
		V _{DD} = 15V	I _{OH} = -10 mA			12.50			V
		V _{DD} = 18V	I _{OH} = -1 mA			17.30			V
		V _{DD} = 5V	I _{OH} = -0.8 mA			3.80			V
Low Level Output Voltage	V _{OL}	V _{DD} = 15V	I _{OL} = -0.8 mA			14.20			V
		V _{DD} = 18V	I _{OL} = -0.8 mA			17.30			V
		V _{DD} = 5V	I _{OL} = 3.2 mA			0.40			V
		V _{DD} = 5V	I _{OL} = 5.0 mA			0.45			V
		V _{DD} = 5V	I _{OL} = 8.0 mA			0.60			V
		V _{DD} = 15V	I _{OL} = 10 mA			0.45			V
Discharge Transistor Leakage Current	I _{CEX}	V _{DD} = 15V	I _{OL} = 50 mA			1.50			V
		V _{DD} = 15V	I _{OL} = 100 mA			3.80			V
		V _{DD} = 18V	I _{OL} = 3.2 mA			0.40			V
		V _{DD} = 5V	I _{OL} = 3.2 mA			0.50			V
		V _{DD} = 15V	I _{OL} = 20 mA			1.25			V
		V _{DD} = 18V	I _{OL} = 20 mA			0.50			V
Reset Current	I _R *	V _{DD} = 5V	$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$			± 50			nA
		V _{DD} = 15V	$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$			± 100			nA
		V _{DD} = 18V	$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$			± 100			nA
Discharge Transistor Saturation Voltage	V _{SAT}	V _{DD} = 5V	I _{OL} = 10 mA			0.60			V
		V _{DD} = 15V	I _{OL} = 100 mA			1.80			V
		V _{DD} = 18V	I _{OL} = 100 mA			1.60			V
Reset Voltage Level	V _{RST}	V _{DD} = 5V	I _{OL} = 10 mA			0.60			V
		V _{DD} = 15V	I _{OL} = 10 mA			0.60			V
		V _{DD} = 18V	I _{OL} = 10 mA			0.60			V
Reset Voltage Level	V _{RST}	$+5\text{V} \geq V_{DI} \geq 18\text{V}$			0.3	1.8	0.3	1.8	V
Control Voltage Level	V _{CV}	$+5\text{V} \geq V_{DD} \geq 18\text{V}$			61%	64%	61%	64%	V _{DD}

* $1/3 V_{DD} \leq V_{IN} \leq 2/3 V_{DD}$

AC Electrical Characteristics

$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $V_{DD} = +2$ to $+18$ Volts (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	HI-7555			HI-C555			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Monostable Timing Accuracy	t _{MON}	25°C $-55^{\circ}\text{C} \geq T_A \geq +125^{\circ}\text{C}$ $5\text{V} \leq V_{DD} \leq 15\text{V}$, R _T = 10 kΩ, C _T = 0.1 μF, SEE FIGURE 1.	908		1110	908		1110	μs
			858		1161	858		1161	
Astable Timing Accuracy	t _{AST}	25°C $-55^{\circ}\text{C} \geq T_A \geq +125^{\circ}\text{C}$ $5\text{V} \leq V_{DD} \leq 15\text{V}$, R _{TA} = 10 kΩ, R _{TB} = 10 kΩ, C _T = 0.1 μF, SEE FIGURE 2.	1818		2222	1818		2222	μs
			1717		2323	1717		2323	

HI-7555/HI-C555

NOTES:

[Empty rectangular box for notes]



Information given by HOLT is believed to be accurate and reliable. However, HOLT reserves the right to change product specifications at any time without notice. All devices sold by HOLT are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. HOLT makes no warranty, express, statutory, implied or by description regarding the information set herein or regarding the freedom of the described devices from patent infringement.

Holt Integrated Circuits, Inc. / 9351 Jeronimo Road, Irvine, CA 92718 / (714) 859-8800 or (800) 222-HOLT 5/91/A1