
Programmable Bar Code Decode ICs

Technical Data

Features

- **Ideal for Hand Scanning and Many Automated Scanning Applications**
- **Supports Code 39, UPC / EAN / JAN and Interleaved 2 of 5 Standard Bar Code Symbologies**
- **Automatic Code Recognition**
- **Choice of Parallel or Serial Interface**
- **Full Duplex ASCII Interface**
- **Extensive Configuration Control**
- **Low Current CMOS Technology**
- **40 Pin DIP and 44 Pin PLCC Packages**
- **Audio and Visual Feedback Control**
- **Single +5 Volt Supply**


Description

Hewlett-Packard's Bar Code Decoder ICs offer flexible bar code decoding capability that is designed to give OEMs the ability to address a large number of industry segments and applications. Flexibility is made possible through sophisticated firmware, which allows the ICs to accept data from a wide variety of scanners and to automatically recognize and decode the most popular bar code symbologies. User implementation of the decoder ICs is easy since it requires only a few supporting chips and components and provides a standard I/O interface.

Manufacturers of data collection terminals, point of sale terminals, keyboards, weighing scales, and other data collection and material handling equipment are finding a growing demand for bar code reading capability in their products. The HBCR-1810 series decoder ICs make it easy to add this capability without the need to invest in the development of bar code decoding software.

The bar code decoder ICs are compatible with most hand held scanners. The HBCR-1810 series

HBCR-1810 HBCR-1811



is compatible with fixed beam non-contact scanners, digital wands, and digital slot readers.

The decoder ICs decode the bar code symbologies now in use for most applications in the industrial, retail, government, and medical market. The ICs support Code 39 (Standard or Extended), Interleaved 2 of 5, and the UPC/EAN/JAN Codes. Whenever more than one symbology is enabled, the bar code being scanned will automatically be recognized and decoded, except for Standard and Extended Code 39 which are mutually exclusive. Bi-directional scanning is allowed for all bar codes except UPC/EAN/JAN with supplemental digits, which must be scanned with the supplemental digits last.

The I/O for the decoder ICs is full duplex, 7 bit ASCII. Both serial and parallel interfaces are available. The serial interface can be converted to an RS232C interface or connected directly to another microprocessor for data processing. The parallel interface can be connected to a tri-level bus through a 74LS245 or equivalent. Feedback to the operator is accomplished by signals for an LED and a beeper. In addition, there are programmable functions covering items such as code selection and beeper tone.

The ICs are CMOS, in either a 40 pin DIP package or a 44 pin PLCC package. All ICs require a dedicated external data memory, 2K or 8K x 8 bit static RAM (only 1K is needed) and address latch chip (a 74LS373 or equivalent). The crystal frequency is 12.000 MHz.

Performance Features

Bar Codes Supported

The decoder IC is capable of reading popular bar code symbologies: Code 39 (Standard or Extended), Interleaved 2 of 5, and UPC/EAN/JAN.

Code 39 is an alphanumeric code, and Extended Code 39 encodes the full 128 ASCII character set by pairing Code 39 characters. Both can be read bi-directionally with message lengths of up to 32 characters. An optional checksum character can be used with these codes, and the ICs can be

configured to verify this character prior to data transmission. Note that enabling Extended Code 39 will disable Code 39 since they are mutually exclusive.

Interleaved 2 of 5 code, a compact numeric only bar code, can also be read bi-directionally with message lengths from 4 to 32 characters. To enhance data accuracy, optional checksum character verification and/or message length checking can be enabled.

The following versions of the UPC, EAN and JAN bar codes can be read bi-directionally: UPC-A, UPC-E, EAN-8, EAN-13, JAN-8, and JAN-13. All versions can be enabled simultaneously or decoding can be restricted to only the UPC codes.

UPC, EAN, and JAN codes printed with complementary two digit or five digit supplemental encodings can be read in two different ways. If the codes are enabled without the supplemental encodings, then only the main part of symbols printed with supplemental encodings will be read. If the reading of supplemental encodings is enabled, then only symbols with these supplements will be read. Whenever supplemental encodings are enabled, the bar code symbols must be read in the direction that results in the supplements being scanned last.

Scanner Input

The decoder ICs are designed to accept data from hand held digital scanners or slot readers with the following logic state: black = high, white = low.

Scanner input can be disabled by software command. This allows an application program to control when an operator can enter data, preventing inadvertent data entry. It also allows the program to verify each scan before enabling subsequent scans.

Data Communications

The serial port supports a wide range of baud rates, parities, stop bits, and terminator characters, as described in Summary of Features and Configuration Control table. Software control of data transmission is accomplished with an Xon/Xoff (DC1/DC3) handshake.

The parallel port data has odd parity. The default terminator character is a CR, but it can be changed by software commands. An Xon/Xoff (DC1/DC3) software handshake is available to control data transmission.

Feedback Features

Both audio and visual feedbacks are possible with the decoder ICs. In both cases, the outputs from the ICs must be buffered before driving the actual feedback mechanism. An LED or beeper connected to the decoder ICs can be controlled directly by the IC, with signals generated by successful decodes or can be controlled by the host system.

In addition, the tone of the beeper can be varied by software commands to be one of 16 different frequencies, or can be silenced.

Power Requirements

The decoder IC operates from a +5 volt DC power supply. The maximum current draw is 19mA. The maximum power supply ripple voltage should be less than 100 mV, peak-to-peak.

Configuration Control

Configuration of the decoder IC is determined by hardwire connections and/or through software commands. Hardwire selection is limited to key operating parameters.

A greater range of configuration control is available via software commands. A summary of the decoder IC features and configuration control is presented in Summary of Features and Configuration Control table.

Handling Precautions

The decoder ICs are extremely sensitive to electrostatic discharge (ESD). It is important that proper anti-static procedures be observed when handling the ICs. The package should not be opened except in a static free environment.

Manuals

The decode IC Users Manual covers the following topics:

- Data output formats
- I/O interfaces
- Laser input timing diagrams
- Escape sequence syntax and functionality
- Example schematics
- All configurable options
- Bar code menus
- Scanner positioning and tilt
- Sample bar code symbols
- Appendices describing bar code symbologies

Ordering Information

Part Number	Description
HBCR-1810	CMOS, 40 pin DIP, bulk ship, no manuals
HBCR-1811	CMOS, 44 pin PLCC, bulk ship, no manuals
Option A01	IC individually boxed with manuals
HBCR-1997	Series 1810 manuals

Recommended Operating Conditions

Parameter	Symbol	Minimum	Maximum	Units	Notes
Supply Voltage	V_{CC}	4.0	6.0	V	1
Ambient Temperature	T_A	- 40	+ 85	°C	
Crystal Frequency	XTAL	0 (DC)	12.000	MHz	2
Element Time Interval	ETI	150	70 000	µs	3

Notes:

- Maximum power supply ripple of 100 mV peak-to-peak.
- The HBCR-1810 series uses a 12.000 MHz crystal. For different crystal frequencies, multiply the specified baud rate and beeper frequencies by (crystal frequency/12.000 MHz) and multiply the element time interval ranges by (12.000 MHz/crystal frequency).
- At the specified crystal frequency.

Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	T_S	- 55	+ 150	°C	
Supply Voltage	V_{CC}	- 0.5	+ 7.0	V	1
Pin Voltage	V_{IN}	- 0.5	$V_{CC} + 0.5$	V	1, 2

Notes:

- Voltage on any pin with respect to ground.
- $T_A = 25$ °C.

DC Characteristics

($T_A = -40$ °C to $+85$ °C, $V_{CC} = 4.5$ V to 5.5 V, $V_{SS} = 0$ V)

Symbol	Parameter	1810 Pins	1811 Pins	Min.	Max.	Units	Test Conditions
V_{IL}	Input Low Voltage	All	All	-0.5	$0.2 V_{CC} - 0.1$	V	
V_{IH}	Input High Voltage	except 9, 18	except 10, 20	$0.2 V_{CC} + 0.9$	$V_{CC} + 0.5$	V	
V_{IH1}	Input High Voltage	9, 18	10, 20	$0.7 V_{CC}$	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage	1-8, 10-17, 21-28	2-9, 11, 13-19, 24-31		0.45	V	$I_{OL} = 1.6$ mA
V_{OL1}	Output Low Voltage	30, 32-39	33, 36-43		0.45	V	$I_{OL} = 3.2$ mA
V_{OH}	Output High Voltage	1-8, 10-17, 21-28	2-9, 11, 13-19, 24-31	2.4 $0.75 V_{CC}$ $0.9 V_{CC}$		V V V	$I_{OH} = -60$ µA $I_{OH} = -30$ µA $I_{OH} = -10$ µA
V_{OH}	Output High Voltage	30, 32-39	33, 36-43	2.4 $0.75 V_{CC}$ $0.9 V_{CC}$		V V V	$I_{OH} = -400$ µA $I_{OH} = -150$ µA $I_{OH} = -40$ µA
I_{IL}	Input Low Current	1-8, 10-17, 21-28	2-9, 11, 13-19, 24-31	-10	-200	µA	$V_{IN} = 0.45$ V
I_{IL2}	Input Low Current	18	20		-3.2	mA	$V_{IN} = 0.45$ V
I_{IL1}	Input Leakage Current	32-39	36-43		±10	µA	$0.45 \leq V_{IN} \leq V_{CC}$
R_{RST}	Pulldown Resistor	9	10	20	125	KΩ	
I_{CC}	Power Supply Current	-	-		18	mA	All outputs disconnected



Summary of Features and Configuration Control

Feature	Function or Value	Hardware/ Software Control ^[1]	Default Setting ^[2]	Mode ^[3]	Notes
Mode of Operation	Parallel or Serial Mode	Hardware	Parallel	N/A	
Baud Rate	300, 1200, 2400, 9600	Hardware	300 Baud	Serial	
Parity	0s, 1s, Odd, Even	Hardware	0s	Serial	4
Stop Bits	1 or 2	Hardware	2	Serial	
Terminator	C _R , C _R L _F , H _T , None	Hardware	C _R	Serial	
Character	User defined (10 characters max.)	Software	C _R	Both	5
Header Character	User defined (10 characters max.)	Software	No header character	Both	
Data Output Character	X _{ON} /X _{OFF} (DC1/DC3)	Software	No pacing	Both	
Industrial Code Select	Code 39 Interleaved 2 of 5	Software	Code 39 Interleaved 2 of 5 code	Both	
	Extended Code 39	Both			
UPC/EAN/JAN Code Select	UPC/EAN/JAN together; Or UPC only	Software	UPC/EAN/JAN codes	Both	
	Enable 2 or 5 Digit supplements	Software	Supplements not enabled		
	Suppress Zeros UPC-E	Software	Zeros included		
Checksum Verification Enable	Code 39 checksum	Both	No Checksum Verification	Both	
	Interleaved 2 of 5 checksum	Software			
Interleaved 2 of 5 Label Length Check	User defined up to 32 characters or variable length	Software	Variable Length	Both	
Scanner Disable	Disables scanner input	Software	Input Enabled	Both	
Good Read Beep Select	Enables good read beep in one of 16 tones	Software	Beep signal enabled; tone = 15	Both	
Sound Tone	Command to sound tones Defines one of 16 tones	Software	N/A	Both	
LED Control	Controls LED driver circuit	Software	LED to flash upon good read	Both	
Status Request	Gives status of decoder IC configuration	Software	N/A	Both	
Hard Reset	Resets decoder IC to hardware configuration and default software settings	Software	N/A	Both	

Notes:



- Software commands are sent by means of escape sequences.
- Default settings are those settings which result when the relevant pins have been tied to +5 V and no software commands have been sent to the decoder IC.
- Some functions apply only when the decoder IC is operating in the serial mode. Others apply in both the parallel and serial modes.
- In parallel mode, the parity is always odd.
- In the parallel mode, the terminator character is C_R unless changed through software commands.

HBCR-1810 Series — Serial Pinout



Mnemonic	Description
BRO	Baud Rate Select 0
BR1	Baud Rate Select 1
SB	Stop Bits
PT0	Parity Select 0
PT1	Parity Select 1
TR0	Trailer Select 0
TR1	Trailer Select 1
RxD	Received Data
TxD	Transmitted Data
LED	LED Control
BPR	Beeper Control
RST	Reset
SI	Scanner Input
SZ	Suppress Zeroes, UPC-E
NC	No Connect
\overline{EA}	Connect to +5 V
ALE	Address Latch Enable
MDE	Mode
\overline{WR}	Memory Write
\overline{RD}	Memory Read
XTAL 1	Crystal Input 1
XTAL 2	Crystal Input 2
C39FLA	Code 39 Full ASCII Conversion
C39CSE	Code 39 Check Character Enable
AD0-AD7	Address/Data Bits 0-7
A8	Memory Address Line 8
A9	Memory Address Line 9
VSS	Ground
VCC	+5 V Power


HBCR-1810 Series — Parallel Pinout



Mnemonic	Description
PP0-PP7	Parallel Port Bits 0-7
$\overline{\text{CMDRDY}}$	Command Ready
$\overline{\text{CMDRD}}$	Command Read
$\overline{\text{DATARDY}}$	Data Ready
$\overline{\text{DATAWR}}$	Data Write
LED	Control
BPR	Beeper Control
RST	Reset
SI	Scanner Input
SZ	Suppress Zeroes, UPC-E
NC	No Connect
$\overline{\text{EA}}$	Connect to +5 V
ALE	Address Latch Enable
MDE	Mode
$\overline{\text{WR}}$	Memory Write
$\overline{\text{RD}}$	Memory Read
XTAL 1	Crystal Input 1
XTAL 2	Crystal Input 2
C39FLA	Code 39 Full ASCII Conversion
C39CSE	Code 39 Check Character Enable
AD0-AD7	Address/Data Bits 0-7
A8	Memory Address Line 8
A9	Memory Address Line 9
VSS	Ground
VCC	+5 V Power

Parallel Mode Handshake Timing

Host Commands Received by Decoder IC



t_{CR} = FALLING EDGE OF $\overline{\text{CMDRDY}}$ TO FALLING EDGE OF $\overline{\text{CMDRD}}$. MAXIMUM = 22 μs .

t_{CS} = COMMAND SETUP TO RISING EDGE OF $\overline{\text{CMDRDY}}$. MINIMUM = 0 μs .

t_{CA} = RISING EDGE OF $\overline{\text{CMDRDY}}$ TO RISING EDGE OF $\overline{\text{CMDRD}}$. TYPICAL = 6 μs .


t_{CC} = RISING EDGE OF $\overline{\text{CMDRD}}$ TO FALLING EDGE OF $\overline{\text{CMDRDY}}$. MINIMUM = 0 μs .

NOTE:

THESE TIMING SPECIFICATIONS GIVEN ARE BASED ON THE ASSUMPTION THAT THE SCANNER IS NOT ACTIVE AT THE TIME. SINCE SCANNER INPUT TO THE IC IS INTERRUPT DRIVEN, THE TIMING MIGHT BE STRETCHED IF THE SCANNER IS ACTIVE DURING THAT TIME. ALL THE TIMINGS ASSUME THE IC RUNS AT 12 MHz.

Parallel Mode Handshake Timing

Decoder IC Data Sent to Host



t_{DO} = FALLING EDGE OF $\overline{\text{DATARDY}}$ TO DATA OUTPUT TO BUS. MAXIMUM = 140 μs .

t_{DF} = DATA OUTPUT TO BUS TO FALLING EDGE OF $\overline{\text{DATAWR}}$. MAXIMUM = 2 μs .

t_{DW} = RISING EDGE OF $\overline{\text{DATARDY}}$ TO RISING EDGE OF $\overline{\text{DATAWR}}$. MAXIMUM = 5 μs .

t_{DH} = DATA HOLD AFTER RISING EDGE OF $\overline{\text{DATAWR}}$. MAXIMUM = 2 μs .

t_{DD} = RISING EDGE OF $\overline{\text{DATAWR}}$ TO FALLING EDGE OF $\overline{\text{DATARDY}}$. MINIMUM = 0 μs .

NOTE:

THESE TIMING SPECIFICATIONS GIVEN ARE BASED ON THE ASSUMPTION THAT THERE IS NO DECODING IN PROGRESS, NO STATUS, TERMINAL ID, HEADER OR TERMINATOR CHANGE COMMAND IS BEING EXECUTED AT THE TIME. ALL THE TIMINGS ASSUME THE IC RUNS AT 12 MHz.

Escape Sequence Summary

Command	Description	Command	Description
<esc> - y<n>B	Good Read Beep Select	<esc> - y<n>0<text>	Trailer Select
<esc> - y<n>C	Industrial Code Select	<esc> - y<n>S	Status Request
<esc> - y<n>D	Checksum Verification Select	<esc> - y<n>T	Sound Tone
<esc> - y<n>L	LED Control	<esc> - y<n>U	UPC/EAN/JAN Options
<esc> - y<n>M	Interleaved 2 of 5 Length Check	<esc> - y<n>W	Scanner Enable
<esc> - y<n>N<text>	Header Select	<esc> - y<n>X	DC1/ DC3 Pacing
<esc> E	Hard Reset		

Note:

<esc> is the ASCII escape character, 27 decimal, 18 hex.

IC Reset Circuits




Figure 1.

Mechanical Dimensions – Units (mm)




Figure 2. HBCR-1810.

Mechanical Dimensions – Units (mm)




Figure 3. HBCR-1811.

PLCC Solder Pad Reference




Figure 4. Pad Size.




Figure 5. Pad Placement.

PLCC Drying

Whenever Vapor Phase or Infrared Reflow technologies are used to mount the PLCC packages, there is a possibility that previously absorbed moisture, heated very rapidly to the reflow temperatures, may cause the package to crack from internal stress. There is a reliability concern that moisture may then enter the package over a period of time, and metal corrosion may take place, degrading the IC performance.

To reduce the amount of absorbed moisture and prevent cracking, all of the PLCC ICs should undergo one of the following baking cycles. The parts **MUST** then be mounted within 48 hours.

If the parts are not mounted within 48 hours, they **MUST** be rebaked.

The total number of baking cycles must not exceed two (2). If the ICs are baked more than twice, Hewlett-Packard cannot guarantee the performance and reliability of the parts.

Neither bake cycle can be performed in the standard shipping tubes. The ICs must be baked in an ESD safe, mechanically stable container, such as an aluminum tube or pan.

Cycle	Temperature	Time	Notes
A	125°C	24 Hours	
B	60°C	96 Hours	1

Note:

1. Cycle B must be done in an atmosphere of <5 % relative humidity air or nitrogen.

Contact Scanner Input Circuit




Figure 6. Recommended Interface.

Notes:

1. The shield **MUST** be connected to ground for proper scanner operation.
2. The ® TRANZORBs are optional. If the application requires the frequent changing of the scanners, they are highly recommended.

External Clock Drivers




Figure 7.

Block Diagram




Figure 8.

www.hp.com/go/barcode

For technical assistance or the location of your nearest Hewlett-Packard sales office, distributor or representative call:

Americas/Canada: 1-800-235-0312 or 408-654-8675

Far East/Australasia: Call your local HP sales office.

Japan: (81 3) 3335-8152

Europe: Call your local HP sales office.

Data subject to change.

Copyright © 1998 Hewlett-Packard Co.

Obsoletes 5954-2182

5968-1076E (8/98)