

# HM514900A/AL, HM51S4900A/AL Series Preliminary

524,288-Word x 9-Bit Dynamic Random Access Memory

## ■ DESCRIPTION

The Hitachi HM514900A are CMOS dynamic RAM organized as 524,288-word x 9-bit. HM514900A have realized higher density, higher performance and various functions by employing 0.8  $\mu\text{m}$  CMOS process technology and some new CMOS circuit design technologies. The HM514900A offer fast page mode as a high speed access mode.

Multiplexed address input permits the HM514900A to be packaged in standard 400 mil 28-pin plastic SOJ, standard 400 mil 28-pin plastic ZIP and standard 400 mil 28-pin plastic TSOPII. Internal refresh timer enables HM51S4900A/AL self refresh operation.

## ■ FEATURES

- Single 5V ( $\pm 10\%$ )
- High Speed
  - Access Time ..... 70 ns/80 ns/100 ns (max)
- Low Power Dissipation
  - Active Mode ..... 605 mW/550 mW/495 mW (max)
  - Standby Mode ..... 11 mW (max)
  - 1.1 mW (max) (L-Version)
- Fast Page Mode Capability
- 1,024 Refresh Cycle ..... 16 ms
  - 128 ms (L-Version)
- 2 Variations of Refresh
  - RAS Only Refresh
  - CAS Before RAS Refresh
- Battery Back-up Operation (L-Version)
- Self-Refresh Operation (HM51S4900A/AL)


## ■ ORDERING INFORMATION

Type No.	Access Time	Package
HM514900AJ-7	70 ns	400 mil 28-pin
HM514900AJ-8	80 ns	Plastic SOJ
HM514900AJ-10	100 ns	(CP-28DA)
HM514900AZ-7	70 ns	400 mil 28-pin
HM514900AZ-8	80 ns	Plastic ZIP
HM514900AZ-10	100 ns	(ZP-28)
HM514900ALJ-7	70 ns	400 mil 28-pin
HM514900ALJ-8	80 ns	Plastic SOJ
HM514900ALJ-10	100 ns	(CP-28DA)
HM514900ALZ-7	70 ns	400 mil 28-pin
HM514900ALZ-8	80 ns	Plastic ZIP
HM514900ALZ-10	100 ns	(ZP-28)
HM514900ATT-7	70 ns	400 mil 28-pin
HM514900ATT-8	80 ns	Plastic TSOPII
HM514900ATT-10	100 ns	(TTP-28DA)
HM514900ALTT-7	70 ns	400 mil 28-pin
HM514900ALTT-8	80 ns	Plastic TSOPII
HM514900ALTT-10	100 ns	(TTP-28DA)
HM514900ARR-7	70 ns	400 mil 28-pin
HM514900ARR-8	80 ns	Plastic TSOPII
HM514900ARR-10	100 ns	(TTP-28DA)
HM514900ALRR-7	70 ns	400 mil 28-pin
HM514900ALRR-8	80 ns	Plastic TSOPII
HM514900ALRR-10	100 ns	(TTP-28DA)


Type No.	Access Time	Package
HM51S4900AJ-7	70 ns	400 mil 28-pin
HM51S4900AJ-8	80 ns	Plastic SOJ
HM51S4900AJ-10	100 ns	(CP-28DA)
HM51S4900AZ-7	70 ns	400 mil 28-pin
HM51S4900AZ-8	80 ns	Plastic ZIP
HM51S4900AZ-10	100 ns	(ZP-28)
HM51S4900ALJ-7	70 ns	400 mil 28-pin
HM51S4900ALJ-8	80 ns	Plastic SOJ
HM51S4900ALJ-10	100 ns	(CP-28DA)
HM51S4900ALZ-7	70 ns	400 mil 28-pin
HM51S4900ALZ-8	80 ns	Plastic ZIP
HM51S4900ALZ-10	100 ns	(ZP-28)
HM51S4900ATT-7	70 ns	400 mil 28-pin
HM51S4900ATT-8	80 ns	Plastic TSOPII
HM51S4900ATT-10	100 ns	(TTP-28DA)
HM51S4900ALTT-7	70 ns	400 mil 28-pin
HM51S4900ALTT-8	80 ns	Plastic TSOPII
HM51S4900ALTT-10	100 ns	(TTP-28DA)
HM51S4900ARR-7	70 ns	400 mil 28-pin
HM51S4900ARR-8	80 ns	Plastic TSOPII
HM51S4900ARR-10	100 ns	(TTP-28DA)
HM51S4900ALRR-7	70 ns	400 mil 28-pin
HM51S4900ALRR-8	80 ns	Plastic TSOPII
HM51S4900ALRR-10	100 ns	(TTP-28DA)

**HITACHI®**

■ PIN ARRANGEMENT




2



■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input —Row Address A <sub>0</sub> -A <sub>9</sub> —Column Address A <sub>0</sub> -A <sub>8</sub> —Refresh Address A <sub>0</sub> -A <sub>9</sub>
I/O <sub>0</sub> -I/O <sub>9</sub>	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
OE	Output Enable
V <sub>CC</sub>	Power (+ 5V)
V <sub>SS</sub>	Ground

■ BLOCK DIAGRAM



00138-5

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	- 1.0 to + 7.0	V
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	- 1.0 to + 7.0	V
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)<sup>2</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V <sub>SS</sub>	0	0	0	V	
	V <sub>CC</sub>	4.5	5.0	5.5	V	1
Input High Voltage	V <sub>IH</sub>	2.4	—	6.5	V	1
Input Low Voltage	(I/O Pin) V <sub>IL</sub>	- 1.0	—	0.8	V	1
	(Others) V <sub>IL</sub>	- 2.0	—	0.8	V	1

2

- Notes: 1. All voltage referenced to V<sub>SS</sub>.  
 2. The supply voltage with all V<sub>CC</sub> pins must be on the same level.  
 The supply voltage with all V<sub>SS</sub> pins must be on the same level.

**HM514900A/AL, HM51S4900A/AL Series**
**• DC Electrical Characteristics** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ )<sup>5</sup>

Parameter	Symbol	HM514900A/AL-7 HM51S4900A/AL-7		HM514900A/AL-8 HM51S4900A/AL-8		HM514900A/AL-10 HM51S4900A/AL-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	$I_{CC1}$	—	110	—	100	—	90	mA	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ cycling $t_{RC} = \text{min}$	1, 2
Standby Current	$I_{CC2}$	—	2	—	2	—	2	mA	TTL Interface $\overline{\text{RAS}}$ , $\overline{\text{CAS}} = V_{IH}$ , $D_{out} = \text{High-Z}$	
		—	1	—	1	—	1	mA	CMOS Interface $\overline{\text{RAS}}$ , $\overline{\text{CAS}} \geq V_{CC} - 0.2\text{V}$ , $D_{out} = \text{High-Z}$	
Standby Current (L-Version)		—	200	—	200	—	200	$\mu\text{A}$	CMOS Interface $\overline{\text{RAS}}$ , $\overline{\text{CAS}} \geq V_{CC} - 0.2\text{V}$ $D_{out} = \text{High-Z}$	
RAS Only Refresh Current	$I_{CC3}$	—	110	—	100	—	90	mA	$t_{RC} = \text{Min}$	2
Standby Current	$I_{CC5}$	—	5	—	5	—	5	mA	$\overline{\text{RAS}} = V_{IH}$ , $\overline{\text{CAS}} = V_{IL}$ , $D_{out} = \text{Enable}$	1
CAS Before RAS Refresh Current	$I_{CC6}$	—	110	—	100	—	90	mA	$t_{RC} = \text{Min}$	4
Fast Page Mode Current	$I_{CC7}$	—	110	—	100	—	90	mA	$t_{PC} = \text{Min}$	1, 3
Self-Refresh Mode Current (HM51S4900A)	$I_{CC9}$	—	1	—	1	—	1	mA	CMOS Interface $\overline{\text{RAS}}$ , $\overline{\text{CAS}} \leq 0.2\text{V}$ $D_{out} = \text{High-Z}$	
Self-Refresh Mode Current (HM51S4900AL)		—	200	—	200	—	200	$\mu\text{A}$	CMOS Interface $\overline{\text{RAS}}$ , $\overline{\text{CAS}} \leq 0.2\text{V}$ $D_{out} = \text{High-Z}$	
Battery Back-up Current (Standby with CBR Refresh) (L-Version Only)	$I_{CC10}$	—	300	—	300	—	300	$\mu\text{A}$	Standby: CMOS Interface $D_{out} = \text{High-Z}$ CBR Refresh: $t_{RC} = 125\ \mu\text{s}$ $t_{RAS} \leq 1\ \mu\text{s}$ , $\overline{\text{CAS}} = V_{IL}$ $\overline{\text{WE}} = V_{IH}$	4
Input Leakage Current	$I_{LI}$	-10	10	-10	10	-10	10	$\mu\text{A}$	$0\text{V} \leq V_{in} \leq 7\text{V}$	
Output Leakage Current	$I_{LO}$	-10	10	-10	10	-10	10	$\mu\text{A}$	$0\text{V} \leq V_{out} \leq 7\text{V}$ $D_{out} = \text{Disable}$	
Output High Voltage	$V_{OH}$	2.4	$V_{CC}$	2.4	$V_{CC}$	2.4	$V_{CC}$	V	High $I_{out} = -5\ \text{mA}$	
Output Low Voltage	$V_{OL}$	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2\ \text{mA}$	

- Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.  
2. Address can be changed  $\leq 1$  time while  $\overline{\text{RAS}} = V_{IL}$ .  
3. Address can be changed  $\leq 1$  time while  $\overline{\text{CAS}} = V_{IH}$ .  
4.  $V_{IH} \geq V_{CC} - 0.2\text{V}$ ,  $V_{IL} \leq 0.2\text{V}$ ; Address can be changed  $\leq 1$  time while  $\overline{\text{CAS}} = V_{IL}$ .  
5. The supply voltage with all  $V_{CC}$  pins must be on the same level.  
The supply voltage with all  $V_{SS}$  pins must be on the same level.

• **Capacitance** ( $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	$C_{I1}$	—	5	pF	1
Input Capacitance (Clocks)	$C_{I2}$	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
 2.  $\overline{\text{CAS}} = V_{IH}$  to disable  $D_{out}$ .

• **AC Characteristics** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ )<sup>1, 14, 15</sup>

**Test Conditions**

- Input rise and fall times: 5 ns
- Input timing reference levels: 0.8V, 2.4V
- Output load: 2 TTL gate +  $C_L$  (100 pF)  
(Including scope and jig)

**Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)**

Parameter	Symbol	HM514900A/AL-7 HM51S4900A/AL-7		HM514900A/AL-8 HM51S4900A/AL-8		HM514900A/AL-10 HM51S4900A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	$t_{RC}$	130	—	150	—	180	—	ns	
$\overline{\text{RAS}}$ Precharge Time	$t_{RP}$	50	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	$t_{RAS}$	70	10000	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	$t_{CAS}$	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	$t_{ASR}$	0	—	0	—	0	—	ns	
Row Address Hold Time	$t_{RAH}$	10	—	10	—	15	—	ns	
Column Address Setup Time	$t_{ASC}$	0	—	0	—	0	—	ns	
Column Address Hold Time	$t_{CAH}$	15	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	$t_{RCD}$	20	50	20	60	25	75	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	$t_{RAD}$	15	35	15	40	20	55	ns	9
$\overline{\text{RAS}}$ Hold Time	$t_{RSH}$	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	$t_{CSH}$	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	$t_{CRP}$	15	—	15	—	15	—	ns	
$\overline{\text{OE}}$ to $D_{in}$ Delay Time	$t_{ODD}$	20	—	20	—	25	—	ns	
$\overline{\text{OE}}$ Delay Time from $D_{in}$	$t_{DZO}$	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ Setup Time from $D_{in}$	$t_{DZC}$	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	$t_T$	3	50	3	50	3	50	ns	7
Refresh Period	$t_{REF}$	—	16	—	16	—	16	ms	
Refresh Period (L-Version)	$t_{REF}$	—	128	—	128	—	128	ms	

2

**Read Cycle**

Parameter	Symbol	HM514900A/AL-7 HM51S4900A/AL-7		HM514900A/AL-8 HM51S4900A/AL-8		HM514900A/AL-10 HM51S4900A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	—	70	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	—	20	—	20	—	25	ns	3, 4, 13
Access Time from Address	t <sub>AA</sub>	—	35	—	40	—	45	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	t <sub>OAC</sub>	—	20	—	20	—	25	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0	—	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t <sub>RAL</sub>	35	—	40	—	45	—	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t <sub>OFF2</sub>	0	15	0	15	0	20	ns	6
$\overline{\text{CAS}}$ to D <sub>in</sub> Delay Time	t <sub>CDD</sub>	15	—	15	—	20	—	ns	

**Write Cycle**

Parameter	Symbol	HM514900A/AL-7 HM51S4900A/AL-7		HM514900A/AL-8 HM51S4900A/AL-8		HM514900A/AL-10 HM51S4900A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t <sub>WCS</sub>	0	—	0	—	0	—	ns	10
Write Command Hold Time	t <sub>WCH</sub>	15	—	15	—	20	—	ns	
Write Command Pulse Width	t <sub>WP</sub>	10	—	10	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t <sub>RWL</sub>	20	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t <sub>CWL</sub>	20	—	20	—	25	—	ns	
Data-in Setup Time	t <sub>DS</sub>	0	—	0	—	0	—	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	—	15	—	20	—	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{OE}}$ Delay Time	t <sub>COD</sub>	—	0	—	0	—	0	ns	18

**Read-Modify-Write Cycle**

Parameter	Symbol	HM514900A/AL-7 HM51S4900A/AL-7		HM514900A/AL-8 HM51S4900A/AL-8		HM514900A/AL-10 HM51S4900A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t <sub>RWC</sub>	180	—	220	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	95	—	105	—	135	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	45	—	45	—	60	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	60	—	65	—	80	—	ns	10, 13
$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	t <sub>OEH</sub>	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t <sub>CSR</sub>	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t <sub>CHR</sub>	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time in Normal Mode	t <sub>CPN</sub>	10	—	10	—	10	—	ns	

**Refresh Cycle**

Parameter	Symbol	HM514900A/AL-7 HM51S4900A/AL-7		HM514900A/AL-8 HM51S4900A/AL-8		HM514900A/AL-10 HM51S4900A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	—	10	—	10	—	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	—	10	—	10	—	ns	
CAS Precharge Time in Normal Mode	t <sub>CPN</sub>	10	—	10	—	10	—	ns	

**Fast Page Mode Cycle**

Parameter	Symbol	HM514900A/AL-7 HM51S4900A/AL-7		HM514900A/AL-8 HM51S4900A/AL-8		HM514900A/AL-10 HM51S4900A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	—	50	—	55	—	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	—	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	t <sub>RASC</sub>	—	100000	—	100000	—	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	—	40	—	45	—	50	ns	3, 13
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	40	—	45	—	50	—	ns	
Fast Page Mode Read-Modify-Write Cycle CAS Precharge to WE Delay Time	t <sub>CPW</sub>	65	—	70	—	85	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PCM</sub>	95	—	100	—	110	—	ns	

2

**Self-Refresh Mode**


Parameter	Symbol	HM51S4900A/AL-7		HM51S4900A/AL-8		HM51S4900A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
RAS Pulse Width (Self-Refresh)	t <sub>RASS</sub>	100	—	100	—	100	—	μs	
RAS Precharge Time (Self-Refresh)	t <sub>RPS</sub>	130	—	150	—	180	—	ns	
CAS Hold Time (Self-Refresh)	t <sub>CHS</sub>	- 50	—	- 50	—	- 50	—	ns	21

- Notes:
1. AC measurements assume  $t_T = 5$  ns.
  2. Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$  and  $t_{RAD} \leq t_{RAD}(\text{max})$ . If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
  3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  4. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ ,  $t_{RAD} \leq t_{RAD}(\text{max})$ .
  5. Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ ,  $t_{RAD} \geq t_{RAD}(\text{max})$ .
  6.  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
  7.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  8. Operation with the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met,  $t_{RCD}(\text{max})$  is specified as a reference point only, if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
  9. Operation with the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met,  $t_{RAD}(\text{max})$  is specified as a reference point only, if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{AA}$ .
  10.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \geq t_{RWD}(\text{min})$ ,  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{AWD} \geq t_{AWD}(\text{min})$  and  $t_{CPW} \geq t_{CPW}(\text{min})$ , the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  11. These parameters are referred to  $\overline{\text{CAS}}$  leading edge in an early write cycle and to  $\overline{\text{WE}}$  leading edge in a delayed write or a read-modify-write cycle.
  12.  $t_{RASC}$  defines  $\overline{\text{RAS}}$  pulse width in fast page mode cycles.
  13. Access time is determined by the longer of  $t_{AA}$  or  $t_{CAC}$  or  $t_{ACP}$ .
  14. An initial pause of 100  $\mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$  only refresh cycle or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles is required.
  15. In delayed write or read-modify-write cycles,  $\overline{\text{OE}}$  must disable output buffer prior to applying data to the device.
  16. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
  17. The supply voltage with all  $V_{CC}$  pins must be on the same level.  
The supply voltage with all  $V_{SS}$  pins must be on the same level.
  18. Do not enable  $D_{\text{out}}$  buffer when using delayed write timing.
  19. If you use distributed CBR refresh mode with 15.6  $\mu\text{s}$  interval in normal read/write cycle, CBR refresh should be executed within 15.6  $\mu\text{s}$  immediately after exiting from and before entering into self refresh mode.
  20. If you use  $\overline{\text{RAS}}$  only refresh or CBR burst refresh mode in normal read/write cycle, 1,024 cycles of distributed CBR refresh with 15.6  $\mu\text{s}$  interval should be executed within 16 ms immediately after exiting from and before entering into the self refresh mode.
  21. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.

■ TIMING WAVEFORMS


• Read Cycle

2



00138-6


• Early Write Cycle



00136-7

• Delayed Write Cycle

2




• : Don't care


\*\* Invalid Dout comes out, when  $\overline{OE}$  is low level.

00138-8

• Read-Modify-Write Cycle




•  $\overline{\text{RAS}}$  Only Refresh Cycle




2

•  $\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$  Refresh Cycle






• Fast Page Mode Early Write Cycle




• Fast Page Mode Delayed Write Cycle



2

• Self Refresh Cycle



The low self refresh current is achieved by introducing extremely long internal refresh cycle. Therefore some care needs to be taken on the refresh.

1. Please do not use  $t_{RASS}$  timing,  $10 \mu s \leq t_{RASS} \leq 100 \mu s$ . During this period, the device is in transition state from normal operation mode to self refresh mode. If  $t_{RASS} \geq 100 \mu s$ , then  $\overline{RAS}$  precharge time should use  $t_{RPS}$  instead of  $t_{RP}$ .
2. IF you use  $\overline{RAS}$  only refresh or CBR burst refresh mode in normal read/write cycle, 1,024 cycles of distributed CBR refresh with  $15.6 \mu s$  interval should be executed within 16 ms immediately after exiting from and before entering into the self refresh mode.
3. If you use distributed CBR refresh mode with  $15.6 \mu s$  interval in normal read/write cycle, CBR refresh should be executed within  $15.6 \mu s$  immediately after exiting from and before entering into self refresh mode.
4. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.