




# OCTAL REGISTERED TRANSCEIVER, NON-INVERTING, 3-STATE

The MC74F543 Octal Registered Transceivers contain two sets of data flowing in either direction. Separate Latch Enable (LEAB, LEBA) and Enable (OEAB, OEBA) inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. The MC74F543 has a noninverting data path. The A outputs are guaranteed to sink 20 mA while the B outputs are rated for 64 mA.

- Combines 74F245 and 74F373 Type Functions in One Chip
- 8-Bit Octal Transceiver
- Non-Inverting
- Back-to-Back Registers for Storage
- Separate Controls for Data Flow in Each Direction
- Glitchless Outputs During 3-State Power Up or Power Down Operation
- High Impedance Outputs in Power Off State
- A Outputs Sink 24 mA and Source 3.0 mA
- B Outputs Sink 64 mA and Source 15 mA
- See F544 for Inverting Version
- ESD Protection > 4000 Volts


### PIN ASSIGNMENT




## MC74F543

OCTAL REGISTERED TRANSCEIVER, NON-INVERTING, 3-STATE

FAST™ SCHOTTKY TTL



N SUFFIX  
PLASTIC  
CASE 724-03



DW SUFFIX  
SOIC  
CASE 751E-03

### ORDERING INFORMATION

MC74FXXXN Plastic  
MC74FXXXDW SOIC

### GUARANTEED OPERATING RANGES

Symbol	Parameter	Min	Typ	Max	Unit	
V <sub>CC</sub>	Supply Voltage	74	4.5	5.0	5.5	V
T <sub>A</sub>	Operating Ambient Temperature Range	74	0	25	70	°C
I <sub>OH</sub>	Output Current — High	74			-3.0/-15	mA
I <sub>OL</sub>	Output Current — Low	74			24/64	mA

# MC74F543

## FUNCTION TABLE

Inputs				Outputs	Status
OEXX	EXX	LEXX	Data		
H	X	X	X	Z	Outputs disabled
L	H	L	l	Z	Outputs disabled
L	H	L	h	Z	Data latched
L	L	H	l	L	Data latched
L	L	H	h	H	
L	L	L	L	L	Transparent
L	L	L	H	H	

H = HIGH voltage level; h = HIGH state must be present one set-up time before the LOW-to-HIGH transition of LEXX or EXX (XX = AB or BA); L = LOW Voltage Level; l = LOW state must be present one set-up time before the LOW-to-HIGH transition of LEXX or EXX (XX = AB or BA); X = Don't care; Z = HIGH impedance state.

## FUNCTIONAL DESCRIPTION

The MC74F543 contains two sets of eight D-type latches, with separate input and controls for each set. For data flow from A to B, for example, the A-to-B Enable (EAB) Input must be LOW in order to enter data from A0–A7 or take data from B0–B7, as indicated in the Function Table. With EAB LOW, a LOW signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH

transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With EAB and OEAB both LOW, the 3-State B output buffers are active and reflects the data present at the output of the A latches. Control of data flow from B to A is similar, but using the EBA, LEBA, and OEBA inputs.

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter		Limits			Unit	Test Conditions	
			Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
V <sub>IL</sub>	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage	
V <sub>IK</sub>	Input Clamp Diode Voltage			-0.73	-1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH Voltage	A0–A7	74	2.4		V	I <sub>OH</sub> = -3.0 mA	V <sub>CC</sub> = 4.5 V
				2.7	3.4			V <sub>CC</sub> = 4.75 V
V <sub>OL</sub>	Output LOW Voltage	B0–B7	74	2.0		V	I <sub>OH</sub> = -15 mA	V <sub>CC</sub> = 4.5 V
		A0–A7	74	0.35	0.5	V	I <sub>OL</sub> = 24 mA	V <sub>CC</sub> = MIN
I <sub>IH</sub>	Input HIGH Current	I/O Pins			1.0	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5 V	
		Control Pins			100	μA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V	
I <sub>IL</sub>	Input LOW Current	EAB, EB̄A			-1.2		mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.5 V
		Other Inputs			-0.6			
I <sub>OZH</sub>	Off-State Output Current, High-Level Voltage Applied				70	μA	V <sub>CC</sub> = MAX	V <sub>OUT</sub> = 2.7 V
					1.0			mA
I <sub>OZL</sub>	Off-State Output Current, Low-Level Voltage Applied				-600	μA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0.5 V	
I <sub>OS</sub>	Output Short Circuit Current (Note 2)	A <sub>n</sub> Outputs		-60	-150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
		B <sub>n</sub> Outputs		-100	-225			
I <sub>CC</sub>	Total Supply Current	I <sub>CC</sub> H		70	100	mA	V <sub>CC</sub> = MAX	
		I <sub>CC</sub> L		95	125			
		I <sub>CC</sub> Z		95	125			

### NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.

# MC74F544

## AC ELECTRICAL CHARACTERISTICS


Symbol	Parameter	74F			74F		Unit
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF			T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0 V ±10% C <sub>L</sub> = 50 pF		
		Min	Typ	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Transparent Mode A <sub>n</sub> to B <sub>n</sub> or B <sub>n</sub> to A <sub>n</sub>	2.0 2.0	— —	9.5 6.5	2.0 2.0	10.5 7.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LEBA to A <sub>n</sub>	6.0 4.0	— —	13 9.5	6.0 4.0	14.5 10.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LEAB to B <sub>n</sub>	6.0 4.0	— —	13 9.5	6.0 4.0	14.5 10.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OEBA or OEAB to A <sub>n</sub> or B <sub>n</sub> EBA or EAB to A <sub>n</sub> or B <sub>n</sub>	3.0 4.0	— —	9.0 10.5	3.0 4.0	10 12	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OEBA or OEAB to A <sub>n</sub> or B <sub>n</sub> EBA or EAB to A <sub>n</sub> or B <sub>n</sub>	1.5 1.5	— —	8.0 7.5	1.5 1.5	9.0 8.5	ns

## AC OPERATING REQUIREMENTS

Symbol	Parameter	74F			74F			Unit
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF			T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0 V ±10% C <sub>L</sub> = 50 pF			
		Min	Typ	Max	Min	Typ	Max	
t <sub>s(H)</sub> t <sub>s(L)</sub>	Setup Time, HIGH or LOW A <sub>n</sub> or B <sub>n</sub> to LEBA or LEAB	3.0 3.0	— —	— —	3.0 3.0	— —	— —	ns
t <sub>h(H)</sub> t <sub>h(L)</sub>	Hold Time, HIGH or LOW A <sub>n</sub> to B <sub>n</sub> to LEBA or LEAB	3.0 3.0	— —	— —	3.0 3.0	— —	— —	ns
t <sub>w(L)</sub>	Latch Enable, B to A Pulse Width, LOW	6.0	—	—	7.5	—	—	ns

# MC74F543

## LOGIC DIAGRAM



**NOTE:**

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.