

FEATURES

- A complete SONET/SDH Transmitter & Receiver
- Complies with Bellcore, ITU/CCITT and ANSI specifications
- On-chip PLL for clock generation
- Supports SONET 622.08 Mbits/sec data rates (OC-12)
- Reference frequency of 19.44MHz, 51.84MHz or 77.76MHz
- TTL/CMOS-compatible parallel I/O
- Differential PECL high-speed serial I/O
- Single +5 volt power supply
- Frame Detect output
- Compatible with Synergy's SY87701V Clock Recovery Unit and other SONET-compliant clock recovery devices
- Seamless operation with PMC-Sierra's PM5355 S/UNI-622
- Backward compatible with SY69612
- New improved OOF circuitry
- Available in compact 100-pin thermally enhanced metal and plastic QFP packages (plastic QFP w/ embedded heatslug)


DESCRIPTION

Synergy's SY69612A Transceiver contains a fully-integrated serialization/deserialization SONET OC-12 (622.08 Mbit/s) interface circuit. This device performs all necessary serial-to-parallel and parallel-to-serial conversions per SONET and SDH standards. The SY69612A is ideally suited for SONET-based ATM applications, and is fabricated in Synergy's proprietary ASSET™ bipolar process.


On-chip clock generation is performed by a low-jitter phase-locked loop (PLL), allowing use of a 77.76MHz, 51.84MHz or 19.44MHz clock as a reference. Clock recovery is performed via an external recovery chip, such as Synergy's SY87701V, or via an integrated Optical-to-Electrical module. The SY69612A can also perform SONET/SDH frame detection and alignment on the input data stream.

Compliance with the bit-error rate requirements of the Bellcore, ITU/CCITT and ANSI standards is ensured by Synergy's advanced PLL technology and Positive-ECL (PECL) I/O.


BLOCK DIAGRAM



SYSTEM CONNECTION DIAGRAM



PINOUT



PIN DESCRIPTIONS

INPUTS

RSDINP, RSDINN [Serial Data Input] Differential PECL.

These pins are normally connected to the optical receiver module.

PDI[7:0] [Parallel Data Input] TTL.

A 77.76 Mbyte/s word aligned to the XMBTCK transmit byte clock. PDI7 is the most significant bit (corresponding to bit 1 of each PCM word, the first bit transmitted). PDI[7:0] is sampled on the rising edge of XMBTCK.

OOF [Out Of Frame Input] TTL.

The OOF interface has been changed to be directly compatible with systems implementing OOF as a level-sensitive signal, such as the PMC-Sierra PM5355, without requiring any external circuitry. This change only affects how the OOF input will initiate Frame Recovery and does not change the way the Frame Detection is implemented. The timing of the FRMDET and Parallel Data Outputs (PDO [7:0]) remains unchanged.

OOF will initiate Frame Recovery (Byte Alignment) after a rising edge on OOF is detected. The duration of OOF can be a positive going pulse with a minimum width of one RCVBTCK period or it can be a high level. In either case, Frame Recovery will be enabled until the first valid 48-bit framing sequence is detected (A1-A1-A1-A2-A2-A2) and a Frame pulse is generated.

PIN DESCRIPTIONS (continued)

Once this sequence is detected, Frame Recovery is disabled, but Frame Detection remains enabled. Therefore any subsequent 48-bit framing sequence, as long as it is byte-aligned with the initial framing sequence, will be detected and cause a FRMDDET pulse to be generated.

If the first 48-bit sequence is a mimic frame and OOF is never lowered (remains as a high level), then the SY69612A will re-enable Frame Recovery after two frame times have elapsed (>250µs). This will continue as long as OOF is held high.

The SY69612A does not require any external circuitry with the OOF input and will be compatible with any implementation using the current SY69612.

OOFLSEL [Out of Frame Level] TTL.

This input is no longer necessary and should be treated as a "don't care" since the OOF input has been revised. This pin should not remain floating, and should be tied to either VCC or GND.

RFCKIN [Reference Clock Input] TTL/PECL.

Input normally used to generate the XMBTCK. This signal is also used to generate the 'training' frequency for the clock recovery circuit to keep it centered at 622.08MHz in the absence of data coming in on the RSDINP, RSDINN inputs. The RFCKIN can be either 19.44MHz, 51.84MHz (TTL) or 77.76MHz (PECL, single-ended) and can be selected with RF19SEL and RF77SEL.

RF77SEL [Reference Clock High Frequency Select Input] TTL.

A low lets the SY69612A default to the RF19SEL pin to determine if this input frequency is 19.44MHz or 51.84MHz. If this pin is high, then the SY69612A will be set for a 77.76MHz (PECL, single-ended) input frequency.

RF19SEL [Reference Clock Select Input] TTL.

Signal used to select the RFCKIN frequency. A high selects 19.44MHz as the Reference Clock and a low selects 51.84MHz as the Reference Clock. A 51.84MHz or 77.76MHz reference clock should be used in SONET applications.

LOS [Loss of Signal] PECL.

A single-ended active high input to be driven by the external optical receiver module to indicate a loss of received optical power. When LOS is high, the data on the Serial Data Input (RSDINP, RSDINN) pin will be internally forced to a constant low (zero). When LOS is low, data on the RSDINP, RSDINN pins will be processed normally.

TMLPBK [Terminal Loopback] TTL. (Active Low)

Selects terminal loopback diagnostic mode. When TMLPBK is low, the parallel data presented on PDI[7:0] is looped back via the serial receive side and presented back on the PDO[7:0] along with the recovered clock. Should be high for normal operation.

FCLPBK [Facility Loopback] TTL. (Active Low)

Selects facility loopback diagnostic mode. When FCLPBK is low, the serial data coming on the RSDINP, RSDINN pins is routed out via the SDOUTP, SDOUTN pins. Should be high for normal operation.

RSTN [Master Reset] TTL. (Active Low)

An active low signal that resets the device. Frame detection is disabled after master reset. RSTN must be low for 1 millisecond minimum. Should be HIGH for normal operation.

PLL2N, PLL2P [Loop Filter]

Loop filter pins for the clock synthesis PLL.

PLL2DIS [PLL Disable] TTL.

Normally connected to AGND this input can be used to disable the PLL for test purposes. A high on PLL2DIS will disable the clock synthesis PLL.

CK622SEL [622.08MHz Clock Out Select] TTL.

A high on this pin will present the external 622.08MHz clock on the CKE622P and CKE622N pins. A low disables the output and minimizes noise.

XECKSEL [Transmit External Clock Select] TTL.

A high on this pin allows the RCKINP and RCKINN inputs to be used as the 622.08MHz transmit clock. This is tied to TGND for normal (internal clock recovery) operation.

RCKINP, RCKINN [External 622.08MHz Clock Input] Differential PECL.

These pins are normally connected to the optical receiver module that has on-board clock recovery, or an external clock recovery device.

OUTPUTS

SDOUTP, SDOUTN [Serial Data Output] Differential PECL.

These pins are normally connected to the optical transmitter module.

PDO[7:0] [Parallel Data Output] TTL.

A 77.76 Mbyte/s word aligned to the RCVBTCK receive byte clock. PDO7 is the most significant bit (corresponding to bit 1 of each PCM word, the first bit transmitted). PDO[7:0] is updated on the falling edge of RCVBTCK.

PIN DESCRIPTIONS (continued)

RFCKOUT [Reference Clock Output] TTL.

A 51.84MHz clock provided as a reference clock.

RCVBTCK [Receive Byte Clock] TTL.

A 77.76MHz clock that is aligned to the PDO[7:0] parallel data output. It is a nominally 50% duty cycle clock.

XMBTCK [Transmit Byte Clock] TTL.

A 77.76MHz reference clock generated from the RFCKINP, RFCKINN pins. It is to be used to coordinate byte transfers for serial transmission. PDI7-0 is sampled on the rising edge of XMBTCK.

FRMDET [Frame Detect] TTL.

Indicates SONET frame boundaries in the incoming data stream (RSDINP, RSDINN). If the framing pattern detection is enabled, with OOF input, FRMDET pulses high for one RCVBTCK cycle when a 48-bit sequence matching the framing pattern is detected on the RSDINP, RSDINN inputs. FRMDET is updated on the falling edge of RCVBTCLK.

CKE622P, CKE622N [622.08 MHz Transmit Clock Output] Differential PECL.

These pins provide the 622.08MHz transmit clock depending on the state of the CK622SEL pin. When CK622SEL is low the CKE622P will remain high (PECL) and CKE622N will remain low (PECL). These pins can be connected to optical transmit modules that require both data and clock inputs.

OTHER

Vcc	ECL +5V	GND	ECL Ground
AVcc	Analog +5V	AGND	Analog Ground
TVcc	TTL +5V	TGND	TTL Ground
N/C	No Connect ⁽¹⁾		
DU	Do Not Use		

NOTE:

1. Recommended N/C pins are tied to GND (ECL Ground).

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Rating	Unit
Vcc, TVcc, AVcc	Power Supply (GND, TGND, AGND = 0V)	0 to +7	V
Vi	Input Voltage (GND, TGND, AGND = 0V)	0 to Vcc	V
IOUT	Output Current	Continuous	50
		Surge	100
Tj	Junction Temperature Range	0 to +125	°C
Tstore	Storage Temperature Range	-65 to +150	°C

NOTE:

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS^{(1), (2), (3)}

Vcc = +5V ±5%; VEE = GND = 0V, Tj = 0°C to +125°C

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
IEE	Internal Operating Current	—	488	—	mA	
IOUT	Termination Output Current	—	11	—	mA	50Ω to Vcc -2, 50% duty cycle

NOTES:

1. To calculate total power supply current into the Vcc pins: $I_{CC} = (n * I_{OUT})$; where n = number of ECL output pins used (ie, terminated).
2. To calculate total device power dissipation; $P_D = [I_{EE} * (V_{CC} - V_{EE})] + [n * I_{OUT} * 1.33]^{\text{②}}$.
3. Average ECL output voltage is calculated as $V_{OAVG} = (V_{OH(MAX)} + V_{OH(MIN)} + V_{OL(MAX)} + V_{OL(MIN)}) / 4 = 1.33V$.

PECL DC ELECTRICAL CHARACTERISTICS

V_{CC} = TV_{CC} = AV_{CC} = 4.75V to 5.25V; GND, TGND, AGND = 0V, T_j = 0°C to +125°C

Symbol	Parameter	T _j = 0°C		T _j = +25°C		T _j = +65°C		T _j = +125°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} -1.162	V _{CC} -0.847	V _{CC} -1.127	V _{CC} -0.812	V _{CC} -1.075	V _{CC} -0.760	V _{CC} -0.997	V _{CC} -0.682	V
V _{OL}	Output LOW Voltage	V _{CC} -1.970	V _{CC} -1.606	V _{CC} -1.970	V _{CC} -1.596	V _{CC} -1.970	V _{CC} -1.570	V _{CC} -1.970	V _{CC} -1.534	V
V _{IH}	Input HIGH Voltage ⁽¹⁾	V _{CC} -1.209	V _{CC} -0.888	V _{CC} -1.172	V _{CC} -0.858	V _{CC} -1.125	V _{CC} -0.810	V _{CC} -1.045	V _{CC} -0.738	V
V _{IL}	Input LOW Voltage ⁽¹⁾	V _{CC} -1.920	V _{CC} -1.604	V _{CC} -1.920	V _{CC} -1.567	V _{CC} -1.920	V _{CC} -1.520	V _{CC} -1.920	V _{CC} -1.140	V
I _{IL}	Input LOW Current	0.5	—	0.5	—	0.5	—	0.3	—	μA

NOTE:

1. Forcing one input at a time. Apply V_{IH} (max) or V_{IL} (min) to all other inputs.

TTL DC ELECTRICAL CHARACTERISTICS

V_{CC} = TV_{CC} = AV_{CC} = 4.75V to 5.25V; GND, TGND, AGND = 0V, T_j = 0°C to +125°C


Symbol	Parameter	Min.	Max.	Unit	Condition
V _{OH}	Output HIGH Voltage	2.4	—	V	I _{OH} = -2mA
V _{OL}	Output LOW Voltage	—	0.5	V	I _{OL} = 4mA
I _{OS}	Output Short Circuit Current	-150	-60	mA	V _{OUT} = 0V
V _{IH}	Input HIGH Voltage	2.0	—	V	—
V _{IL}	Input LOW Voltage	—	0.8	V	—

AC ELECTRICAL CHARACTERISTICS


V_{CC} = TV_{CC} = AV_{CC} = 4.75V to 5.25V; GND, TGND, AGND = 0V, T_j = 0°C to +125°C

Parameter	Min.	Typ.	Max.	Units	Condition
VCO Center Frequency	622.08 ±12%			MHz	Nominal
Reference Clock (RFCKIN) Frequency Tolerance	—	±20	—	ppm	77.76MHz
	—	±20	—	ppm	51.84MHz
	—	±10	—	ppm	19.44MHz
Reference Clock (RFCKIN) Input Duty Cycle	45	—	55	% of UI	
Reference Clock (RFCKOUT) Output Duty Cycle	40	—	60	% of UI	15pF load
TTL Output Rise/Fall Time	—	—	4	ns	10% to 90% of amplitude, 15pF load
PECL Output Rise/Fall Time	—	—	500	ps	10% to 90%, 50Ω load, 5pF cap
tPDI : PDI[7:0] set-up with respect to XMBTCK	1.8	—	—	ns	15pF load
tDHI : PDI[7:0] hold time with respect to XMBTCK	1	—	—	ns	15pF load
tOOF : OOF pulse width	12.86	—	—	ns	
tRSD : PDO[7:0] & FRMDET valid before RCVBTCK	4	—	—	ns	15pF load
tRHD : PDO[7:0] & FRMDET valid after RCVBTCK	4	—	—	ns	15pF load
XMBTCK & RCVBTCK Duty Cycle	40	—	60	% of UI	
CKE622 Output Duty Cycle	45	—	55	% of UI	
tTSD : SDOUTP valid before CKE622	0.30	—	—	ns	
tTHD : SDOUTP valid after CKE622	0.30	—	—	ns	
tRST : RSTN pulse width	1	—	—	msec	

TRANSMIT TIMING WAVEFORMS



RECEIVE TIMING WAVEFORMS⁽¹⁾




NOTES:


1. The example shown above is for a partial OC-12 framing sequence.

APPLICATION EXAMPLE

SY69612A interface with S/UNI-622



SY69612A interface with SY87701V Clock Recovery Unit



PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY69612ABC	B100-1	Commercial


100 LEAD HQFP (B100-1)

FILE/REV #: PD0050A03

PD/0050/ASCORP

PAGE 1 OF 1

REV.	REVISION DESCRIPTION	DATE
00	NEW OUTLINE DRAWING	04/10/98
01	CORRECT TYPES. REF SEIKO EPSON DWG NO. 4990-B004 REV. 3	07/12/98
02	CONVERT DWG. TO AUTOCAD REL. 1.3 AND ONE PAGE DOCUMENT.	02/20/98
03	CORRECTED TITLE BLOCK.	03/19/98




DETAIL "A"

NOTES:

1. DIMENSIONS ARE IN MM[INCHES].
2. CONTROLLING DIMENSION: MM.
3. DRAWING SHOWS STANDARD (DIE UP) ORIENTATION. HEAT SINK WILL BE VISIBLE ON TOP OF PACKAGE FOR INVERTED (DIE DOWN) ORIENTATION.
4. DIMENSION DOES NOT INCLUDE MOLD FLASH OF 0.254[0.010] MAX.
5. HEAT SINK FINISH: SOLDER PLATING.
6. MAXIMUM AND MINIMUM SPECIFICATIONS ARE INDICATED AS FOLLOWS: MAX MIN

SEE DETAIL "A"



3250 SCOTT BOULEVARD
SANTA CLARA, CA. 95054
TEL: 408-980-9191
FAX: 408-987-7878

APPROVALS	DATE	APPROVALS	DATE	SIZE	PACKAGE OUTLINE
ORIGINATOR: CHIEF, FERRAREZ	03/19/98	QUALITY: MARKS-PALL, WILDER		A	100 LEAD HQFP (14MM X 20MM BODY)
CHK'D: MOH CHANG		DOCUMENT CONTROL: ERIAN SANFILIPPO			
RELEASE DATE:					

THESE SPECIFICATIONS ARE THE PROPERTY OF SYNERGY. NO PARTS OF THIS DOCUMENT SHALL BE REPRODUCED, COPIED, OR USED AS THE BASIS FOR THE MANUFACTURE OR SALE OF APPARATUS WITHOUT WRITTEN PERMISSION.

SCALE
N/A
REVISION
03