

## DYNAMIC RAM CARDS

# 18-bit Data Bus Dynamic RAM Card

Connector Type

## Two-piece 60-pin

MF11M1-978APXX  
MF12M1-977BPXX  
MF14M1-977BPXX  
MF14M1-978APXX

### DESCRIPTION

Mitsubishi's Dynamic RAM cards are based on the JEDEC standard for a 60pin DRAM card. (JC-42, 5-90-93, Item #273)

The DRAM cards provide large memory capacities on a device approximately the size of a credit card (54mm×85.6mm×3.4mm).

The cards use an 18-bit data bus. Available 1 MB, 2 MB, 4 MB capacities.

- Standard card size : 54mm (W) × 85.6mm (L) × 3.4mm (T)
- 60pin 2 piece connector type.
- RAS only refresh mode, CAS before RAS refresh mode and Page mode functions are available.

### FEATURES

- Data bus width : 18bit (with parity)
- All inputs except RAS inputs are buffered.

### APPLICATIONS

Main/expansion memory unit for Personal Computer, Laser-Printer, FAX.

### PRODUCT LIST

| PRODUCT No. | Item Type Name | Memory Capacity | Data Bus Width (bits) | AccessTime (tRAC) | Connector Type | Number of Pins | Outline Drawing |
|-------------|----------------|-----------------|-----------------------|-------------------|----------------|----------------|-----------------|
| No. 1       | MF11M1-978APXX | 1 MB            | 18                    | 80ns              | Two-piece      | 60             | 60P-002         |
| No. 2       | MF12M1-977BPXX | 2 MB            |                       | 70ns              |                |                |                 |
| No. 3       | MF14M1-977BPXX | 4 MB            |                       | 70ns              |                |                |                 |
| No. 4       | MF14M1-978APXX | 4 MB            |                       | 80ns              |                |                |                 |

DYNAMIC RAM CARDS

PIN ASSIGNMENT

| Pin No. | Symbol | Function                | Pin No. | Symbol     | Function                           |
|---------|--------|-------------------------|---------|------------|------------------------------------|
| 1       | PD 6   | Presence detect 6       | 2       | PD 3       | Presence detect 3                  |
| 3       | PD 1   | Presence detect 1       | 4       | PD 2       | Presence detect 2                  |
| 5       | WE     | Write enable            | 6       | Vcc        | Power supply                       |
| 7       | NC     | No connection           | 8       | NC         | No connection                      |
| 9       | GND    | Ground                  | 10      | A 0        | Address input                      |
| 11      | NC     | No connection           | 12      | NC         | No connection                      |
| 13      | A 1    | Address input           | 14      | Vcc        | Power supply                       |
| 15      | A 2    |                         | 16      | A 3        | Address input                      |
| 17      | GND    | Ground                  | 18      | A 4        |                                    |
| 19      | DQ 8   | Data I/O                | 20      | DQ 17      | Data I/O                           |
| 21      | DQ 0   |                         | 22      | Vcc        | Power supply                       |
| 23      | DQ 1   | Data I/O                | 24      | DQ 9       | Data I/O                           |
| 25      | GND    |                         | 26      | DQ 10      |                                    |
| 27      | DQ 2   | Data I/O                | 28      | DQ 11      | Data I/O                           |
| 29      | DQ 3   |                         | 30      | Vcc        | Power supply                       |
| 31      | DQ 4   | Data I/O                | 32      | DQ 12      | Data I/O                           |
| 33      | GND    |                         | 34      | DQ 13      |                                    |
| 35      | DQ 5   | Data I/O                | 36      | DQ 14      | Data I/O                           |
| 37      | DQ 6   |                         | 38      | Vcc        | Power supply                       |
| 39      | DQ 7   | Data I/O                | 40      | DQ 15      | Data I/O                           |
| 41      | GND    |                         | 42      | DQ 16      |                                    |
| 43      | CAS 0  | Column address strobe 0 | 44      | A 5        | Address input                      |
| 45      | A 6    | Address input           | 46      | Vcc        | Power supply                       |
| 47      | A 7    |                         | 48      | A 8        | Address input                      |
| 49      | GND    | Ground                  | 50      | NC/A9      | No connection/address input        |
| 51      | RAS 0  | Row address strobe 0    | 52      | RAS 1 / NC | Row address strobe 1/No connection |
| 53      | NC     | No connection           | 54      | NC         | No connection                      |
| 55      | CAS 1  | Column address strobe 1 | 56      | Vcc        | Power supply                       |
| 57      | PD 5   | Presence detect 5       | 58      | PD 4       | Presence detect 4                  |
| 59      | GND    | Ground                  | 60      | NC         | No connection                      |


| PinNo.      |          | 50  | 52    |
|-------------|----------|-----|-------|
| PRODUCT No. | No. 1    | NC  | RAS 1 |
|             | No. 2    | A 9 | NC    |
|             | No. 3, 4 | A 9 | RAS 1 |
|             | No. 4    | A 9 | RAS 1 |

PD Pin Table


| PRODUCT No. | PD 1 | PD 2 | PD 3 | PD 4 | PD 5 | PD 6 |
|-------------|------|------|------|------|------|------|
| No. 1       | GND  | NC   | GND  | GND  | GND  | GND  |
| No. 2       | GND  | GND  | GND  | GND  | NC   | NC   |
| No. 3       | NC   | GND  | GND  | GND  | NC   | NC   |
| No. 4       | NC   | GND  | GND  | GND  | GND  | GND  |

DYNAMIC RAM CARDS


BLOCK DIAGRAM (No. 1)



BLOCK DIAGRAM (No. 2)



DYNAMIC RAM CARDS



FUNCTION TABLE

| Operation              | input |     |     |             |                | input/output |        | Refresh | Note                |
|------------------------|-------|-----|-----|-------------|----------------|--------------|--------|---------|---------------------|
|                        | RAS   | CAS | WE  | Row Address | Column Address | input        | output |         |                     |
| Read                   | ACT   | ACT | NAC | APD         | APD            | OPN          | VLD    | YES     | Page mode identical |
| Early write            | ACT   | ACT | ACT | APD         | APD            | VLD          | OPN    | YES     |                     |
| RAS-only refresh       | ACT   | NAC | DNC | APD         | DNC            | DNC          | OPN    | YES     |                     |
| CAS before RAS refresh | ACT   | ACT | NAC | DNC         | DNC            | DNC          | OPN    | YES     |                     |
| Standby                | NAC   | DNC | DNC | DNC         | DNC            | DNC          | OPN    | NO      |                     |

Note 1 : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open  
Do not make more than one RAS signal active at the same time.

ABSOLUTE MAXIMUM RATINGS

| Symbol           | Parameter             | Conditions           | Ratings                   |                | Unit |
|------------------|-----------------------|----------------------|---------------------------|----------------|------|
| V <sub>CC</sub>  | Supply voltage        | With respect to GND  | -0.5~6                    |                | V    |
| V <sub>I</sub>   | Input voltage         |                      | -0.5~V <sub>CC</sub> +0.5 |                | V    |
| V <sub>O</sub>   | Output voltage        |                      | -0.5~V <sub>CC</sub> +0.5 |                | V    |
| I <sub>O</sub>   | Output current        |                      | 50                        |                | mA   |
| P <sub>d</sub>   | Power dissipation     | T <sub>a</sub> =25°C | No 1, 4<br>12             | No 2, 3<br>7.2 | W    |
| T <sub>opr</sub> | Operating temperature |                      | 0~50                      |                | °C   |
| T <sub>stg</sub> | Storage temperature   |                      | -40~80                    |                | °C   |

DYNAMIC RAM CARDS

RECOMMENDED OPERATING CONDITIONS ( $T_a = 0 \sim 50^\circ\text{C}$ , unless otherwise noted) : (Note 2)

| Symbol   | Parameter          | Limits              |      |          | Unit |
|----------|--------------------|---------------------|------|----------|------|
|          |                    | Min.                | Typ. | Max.     |      |
| $V_{CC}$ | Supply voltage     | 4.75                | 5    | 5.25     | V    |
| GND      | Supply voltage     | 0                   | 0    | 0        | V    |
| $V_{IL}$ | Low input voltage  | 0                   |      | 0.8      | V    |
| $V_{IH}$ | High input voltage | $0.7 \times V_{CC}$ |      | $V_{CC}$ | V    |

Note 2 : With respect to GND

ELECTRICAL CHARACTERISTICS ( $T_a = 0 \sim 50^\circ\text{C}$ ,  $V_{CC} = 5 \text{ V} \pm 5\%$ ,  $\text{GND} = 0 \text{ V}$ ) : (Note 3)

| Symbol                | Parameter                                                                          | Test condition                                                                                       |              | Limits      |       |     |                 |       |       |       |    | Unit |
|-----------------------|------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------|--------------|-------------|-------|-----|-----------------|-------|-------|-------|----|------|
|                       |                                                                                    |                                                                                                      |              | Min.        |       | Typ | Max.            |       |       |       |    |      |
|                       |                                                                                    |                                                                                                      |              | No. 1, 3, 4 | No. 2 |     | No. 1           | No. 2 | No. 3 | No. 4 |    |      |
| V <sub>OH</sub>       | High output voltage                                                                | I <sub>oh</sub> = - 5 mA                                                                             |              | 2.4         |       |     | V <sub>CC</sub> |       |       |       | V  |      |
| V <sub>OL</sub>       | Low output voltage                                                                 | I <sub>ol</sub> = 4.2 mA                                                                             |              | 0           |       |     | 0.4             |       |       |       | V  |      |
| I <sub>OZ</sub>       | Off-stage output current                                                           | 0 V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>                                                             |              | -20         | -10   |     | 20              | 10    | 20    | 20    | μA |      |
| I <sub>I</sub>        | Input current                                                                      | 0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>                                                              | RAS inputs   | - 60        |       |     | 60              |       |       |       | μA |      |
|                       |                                                                                    | Other input pins = 0 V                                                                               | Other inputs | - 1         |       |     | 1               |       |       |       |    |      |
| I <sub>CC1 (AV)</sub> | Average supply current from V <sub>CC</sub> , operating (Note 4, 5)                | RAS, CAS cycling<br>trc = twc = min, output open                                                     |              |             |       |     | 432             | 600   | 692   | 572   | mA |      |
| I <sub>CC5 (AV)</sub> | Supply current from V <sub>CC</sub> , standby                                      | RAS = CAS ≥ V <sub>CC</sub> - 0.2V, other input pins ≥ V <sub>CC</sub> - 0.2V or ≤ 0.2V, output open |              |             |       |     | 13              | 3     | 5     | 13    | mA |      |
| I <sub>CC3 (AV)</sub> | Average supply current from V <sub>CC</sub> , refreshing (Note 4)                  | RAS cycling, CAS = V <sub>IH</sub><br>trc = min, output open                                         |              |             |       |     | 840             | 600   | 1240  | 1120  | mA |      |
| I <sub>CC4 (AV)</sub> | Average supply current from V <sub>CC</sub> , Page-Mode (Note 4, 5)                | RAS = V <sub>IL</sub> , CAS cycling<br>trc = min, output open                                        |              |             |       |     | 372             | 540   | 632   | 1000  | mA |      |
| I <sub>CC6 (AV)</sub> | Average supply current from V <sub>CC</sub> , CAS before RAS refresh mode (Note 4) | CAS before RAS refresh cycling<br>trc = min, output open                                             |              |             |       |     | 840             | 600   | 1240  | 1120  | mA |      |

Note 3 : Current flowing into a CARD is positive, out is negative.

4 :  $I_{CC1(AV)}$ ,  $I_{CC3(AV)}$ ,  $I_{CC4(AV)}$  and  $I_{CC6(AV)}$  are dependent on cycle rate. Specified values are obtained at the fastest cycle rate.

5 :  $I_{CC1(AV)}$  and  $I_{CC4(AV)}$  are dependent on output loading. Specified values are obtained with the outputs open.

DYNAMIC RAM CARDS

SWITCHING CHARACTERISTICS ( $T_a = 0 \sim 50^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ ,  $\text{GND} = 0\text{ V}$ ) : (Note 6)

| Symbol | Parameter                                                        | Limits       |      |              |      | Unit |
|--------|------------------------------------------------------------------|--------------|------|--------------|------|------|
|        |                                                                  | No. 1, No. 4 |      | No. 2, No. 3 |      |      |
|        |                                                                  | Min.         | Max. | Min.         | Max. |      |
| tCAC   | Access time from $\overline{\text{CAS}}$ (Note 7, 8)             |              | 27   |              | 25   | ns   |
| tRAC   | Access time from RAS (Note 7, 9)                                 |              | 80   |              | 70   | ns   |
| tCAA   | Column Address access time (Note 7, 10)                          |              | 47   |              | 42   | ns   |
| tCPA   | Access time from $\overline{\text{CAS}}$ precharge               |              | 52   |              | 47   | ns   |
| tOFF   | Output disable time after $\overline{\text{CAS}}$ high (Note 11) | 0            | 27   | 0            | 25   | ns   |

Note 6 : An initial pause of 500  $\mu\text{s}$  is required after power-up followed by any 8 RAS or RAS/ $\overline{\text{CAS}}$  cycles before proper device operation is achieved. Note that RAS may be cycled during the initial pause. And any 8 RAS or RAS/ $\overline{\text{CAS}}$  cycles are required after prolonged periods of RAS inactivity before proper device operation is achieved.

7 : Measured with a load circuit equivalent to 2 TTL loads and 100pF.

8 : Assume that  $t_{\text{RCD}} \geq t_{\text{RCD(max)}}$  and  $t_{\text{ASC}} \geq t_{\text{ASC(max)}}$ .

9 : Assume that  $t_{\text{RCD}} \leq t_{\text{RCD(max)}}$  and  $t_{\text{RAD}} \leq t_{\text{RAD(max)}}$ .

10 : Assume that  $t_{\text{RAD}} \geq t_{\text{RAD(max)}}$  and  $t_{\text{ASC}} \leq t_{\text{ASC(max)}}$ .

11 : t<sub>OFF(max)</sub> define the time at which the output achieves the high impedance state ( $|I_{\text{out}}| \leq 20\text{ }\mu\text{A}$  (No. 2, 10  $\mu\text{A}$ )) and are not reference to  $V_{\text{OH(min)}}$  or  $V_{\text{OL(max)}}$ .

TIMING REQUIREMENTS ( $T_a = 0 \sim 50^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ ,  $\text{GND} = 0\text{ V}$ ) : (Note 12, 13)

| Symbol | Parameter                                          | Limits       |            |              |      | Unit |    |
|--------|----------------------------------------------------|--------------|------------|--------------|------|------|----|
|        |                                                    | No. 1, No. 4 |            | No. 2, No. 3 |      |      |    |
|        |                                                    | Min.         | Max.       | Min.         | Max. |      |    |
| tREF   | Refresh cycle time                                 |              | No. 1<br>8 | No. 4<br>16  |      | 128  | ms |
| tRP    | RAS high pulse width                               | 70           |            |              | 40   |      | ns |
| tRCD   | Delay time, RAS low to CAS low (Note 14)           | 25           | 53         |              | 20   | 45   | ns |
| tCRP   | Delay time, CAS high to RAS low (Note 15)          | 17           |            |              | 17   |      | ns |
| tCPN   | CAS high pulse width (Note 16)                     | 10           |            |              | 10   |      | ns |
| tRAD   | Column address delay time from RAS low (Note 17)   | 20           | 33         |              | 15   | 28   | ns |
| tASR   | Row address setup time before RAS low              | 7            |            |              | 7    |      | ns |
| tASC   | Column address setup time before CAS low (Note 18) | 2            | 15         |              | 2    | 12   | ns |
| tRAH   | Row address hold time after RAS low                | 15           |            |              | 10   |      | ns |
| tCAH   | Column address hold time after CAS low or WE low   | 18           |            |              | 15   |      | ns |
| tT     | Transition time (Note 19)                          | 3            | 50         |              | 3    | 50   | ns |

Note 12 : The timing requirements are assumed t<sub>T</sub> = 5 ns.

13 :  $V_{\text{IH(min)}}$  and  $V_{\text{IL(max)}}$  are reference levels for measuring timing of input signals.

14 : t<sub>RCD(max)</sub> is specified as a reference point only. If t<sub>RCD</sub> is greater than t<sub>RCD(max)</sub>, access time is defined as t<sub>CAC</sub> and t<sub>CAA</sub>.

15 : t<sub>CRP</sub> requirement is applicable for all RAS/ $\overline{\text{CAS}}$  cycles.

16 : t<sub>CPN</sub> is specified as t<sub>CPN(min)</sub> = t<sub>RCD(min)</sub> + t<sub>CRP(min)</sub> except for top of page mode cycle.

17 : t<sub>RAD(max)</sub> is specified as reference point only. If t<sub>RAD</sub>  $\geq$  t<sub>RAD(max)</sub> and t<sub>ASC</sub>  $\leq$  t<sub>ASC(max)</sub>, access time is assumed by t<sub>CAA</sub> for read cycle.

18 : t<sub>ASC(max)</sub> is specified as a reference point only of address access time.

19 : t<sub>T</sub> is measured between  $V_{\text{IH(min)}}$  and  $V_{\text{IL(max)}}$ .

## DYNAMIC RAM CARDS

## Read and Refresh Cycles

| Symbol           | Parameter                       | Limits       |       |              |       | Unit |
|------------------|---------------------------------|--------------|-------|--------------|-------|------|
|                  |                                 | No. 1, No. 4 |       | No. 2, No. 3 |       |      |
|                  |                                 | Min.         | Max.  | Min.         | Max.  |      |
| t <sub>RC</sub>  | Read cycle time                 | 160          |       | 120          |       | ns   |
| t <sub>RAS</sub> | RAS low pulse width             | 80           | 10000 | 70           | 10000 | ns   |
| t <sub>CAS</sub> | CAS low pulse width             | 27           | 10000 | 25           | 10000 | ns   |
| t <sub>CSH</sub> | CAS hold time after RAS low     | 80           |       | 70           |       | ns   |
| t <sub>RS</sub>  | RAS hold time after CAS low     | 27           |       | 25           |       | ns   |
| t <sub>RCS</sub> | Read Setup time before CAS low  | 2            |       | 2            |       | ns   |
| t <sub>RCH</sub> | Read hold time after CAS high   | 2            |       | 2            |       | ns   |
| t <sub>RRH</sub> | Read hold time after RAS high   | 5            |       | 5            |       | ns   |
| t <sub>RPC</sub> | Precharge to CAS active time    | 20           |       | 20           |       | ns   |
| t <sub>RAL</sub> | Column address to RAS hold time | 47           |       | 42           |       | ns   |

## Write Cycle (Early Write)

| Symbol | Parameter                       | Limits       |       |              |       | Unit |
|--------|---------------------------------|--------------|-------|--------------|-------|------|
|        |                                 | No. 1, No. 4 |       | No. 2, No. 3 |       |      |
|        |                                 | Min.         | Max.  | Min.         | Max.  |      |
| tWC    | Write cycle time                | 160          |       | 120          |       | ns   |
| tRAS   | RAS low pulse width             | 80           | 10000 | 70           | 10000 | ns   |
| tCAS   | CAS low pulse width             | 27           | 10000 | 25           | 10000 | ns   |
| tCSH   | CAS hold time after RAS low     | 80           |       | 70           |       | ns   |
| tRSH   | RAS hold time after CAS low     | 27           |       | 25           |       | ns   |
| tWCS   | Write setup time before CAS low | 2            |       | 2            |       | ns   |
| tWCH   | Write hold time after CAS low   | 18           |       | 15           |       | ns   |
| tDS    | Data setup time                 | 2            |       | 2            |       | ns   |
| tDH    | Data hold time after CAS low    | 22           |       | 22           |       | ns   |

DYNAMIC RAM CARDS

Page Mode Cycle (Read, Early Write)

| Symbol | Parameter                      | Limits |       |       |        |              |        | Unit |
|--------|--------------------------------|--------|-------|-------|--------|--------------|--------|------|
|        |                                | No. 1  |       | No. 4 |        | No. 2, No. 3 |        |      |
|        |                                | Min.   | Max.  | Min.  | Max.   | Min.         | Max.   |      |
| tPC    | Read, Write cycle time         | 57     |       | 57    |        | 52           |        | ns   |
| tCP    | CAS high pulse width (Note 20) | 10     | 20    | 10    | 20     | 10           | 17     | ns   |
| tRAS   | RAS low pulse width            | 135    | 50000 | 135   | 100000 | 115          | 100000 | ns   |

Note 20 : t<sub>CP(max)</sub> is specified as a reference point only. If t<sub>CP(max)</sub> ≤ t<sub>CP</sub> access time is assumed by t<sub>CAC</sub>.

CAS before RAS Refresh Cycle (Note 21)

| Symbol           | Parameter                     | Limits |      | Unit |
|------------------|-------------------------------|--------|------|------|
|                  |                               | Min.   | Max. |      |
| t <sub>CSR</sub> | CAS setup time before RAS low | 17     |      | ns   |
| t <sub>CHR</sub> | CAS hold time after RAS low   | 30     |      | ns   |
| t <sub>RPC</sub> | RAS precharge CAS hold time   | 20     |      | ns   |

Note 21 : Eight or more CAS before RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

CAPACITANCE

| Symbol         | Parameter          | Test Conditions                                                                     | Limits       |      |      | Unit |
|----------------|--------------------|-------------------------------------------------------------------------------------|--------------|------|------|------|
|                |                    |                                                                                     | Min.         | Typ. | Max. |      |
| C <sub>i</sub> | Input capacitance  | V <sub>I</sub> = GND, V <sub>i</sub> = 25mVrms,<br>f = 1 MHz, T <sub>a</sub> = 25°C | RAS          | 60   |      | pF   |
|                |                    |                                                                                     | Other inputs | 20   |      |      |
| C <sub>o</sub> | Output capacitance | V <sub>O</sub> = GND, V <sub>o</sub> = 25mVrms,<br>f = 1 MHz, T <sub>a</sub> = 25°C | DQ 0 - DQ 17 | 45   |      | pF   |


Note 22 : These items are not 100% tested.



## DYNAMIC RAM CARDS

## TIMING DIAGRAMS (Note 23)


## Read Cycle




Note 23 .  Indicates the don't care input.

DYNAMIC RAM CARDS


Early Write Cycle



## DYNAMIC RAM CARDS

**RAS only Refresh Cycle** (Note 24)


Note 24 :  $\overline{WE}$  = don't care.

**CAS before RAS Refresh Cycle** (Note 25)


Note 25 :  $\overline{WE} = V_{IH}$

The timing diagram illustrates the relationship between the RAS, CAS, A0~A9, WE, and D0~D17 signals. The RAS signal is active low, and the CAS signal is active low. The A0~A9 signal is used for row and column addressing. The WE signal is active low. The D0~D17 signal is used for data transfer. The diagram shows the timing of the RAS, CAS, A0~A9, WE, and D0~D17 signals, including the timing of the row and column addresses, the timing of the data transfer, and the timing of the WE signal. The timing parameters are defined as follows:

- $t_{RAS}$ : RAS pulse width
- $t_{RCD}$ : RAS to CAS delay
- $t_{CAS}$ : CAS pulse width
- $t_{PC}$ : Pulse period
- $t_{CP}$ : CAS to RAS delay
- $t_{CRP}$ : RAS to CAS delay
- $t_{CPN}$ : CAS to RAS delay
- $t_{ASR}$ : RAS to CAS delay
- $t_{RAH}$ : RAS to CAS delay
- $t_{AHC}$ : RAS to CAS delay
- $t_{ASC}$ : RAS to CAS delay
- $t_{CAH}$ : RAS to CAS delay
- $t_{RCS}$ : RAS to CAS delay
- $t_{RCH}$ : RAS to CAS delay
- $t_{CAC}$ : RAS to CAS delay
- $t_{CAA}$ : RAS to CAS delay
- $t_{CPA}$ : RAS to CAS delay
- $t_{RRH}$ : RAS to CAS delay
- $t_{OFR}$ : RAS to CAS delay
- $t_{OFA}$ : RAS to CAS delay
- $t_{OFC}$ : RAS to CAS delay
- $t_{OFE}$ : RAS to CAS delay
- $t_{OFG}$ : RAS to CAS delay
- $t_{OFL}$ : RAS to CAS delay
- $t_{OFO}$ : RAS to CAS delay

The timing diagram illustrates the relationship between the RAS, CAS, Address (A0~A9), Write Enable (WE), and Data (D0~D17) signals. Key timing parameters are defined as follows:

- t<sub>AS</sub>**: RAS access time (from RAS falling edge to data valid).
- t<sub>CRP</sub>**: RAS precharge time (from RAS rising edge to RAS falling edge).
- t<sub>RCD</sub>**: RAS to CAS delay (from RAS falling edge to CAS falling edge).
- t<sub>CAS</sub>**: CAS access time (from CAS falling edge to data valid).
- t<sub>PC</sub>**: RAS to RAS period (from RAS falling edge to RAS rising edge).
- t<sub>CP</sub>**: CAS to RAS delay (from CAS falling edge to RAS falling edge).
- t<sub>TRSH</sub>**: RAS to RAS delay (from RAS falling edge to RAS rising edge).
- t<sub>CAH</sub>**: RAS to RAS delay (from RAS falling edge to RAS rising edge).
- t<sub>ASR</sub>**: RAS to RAS delay (from RAS falling edge to RAS rising edge).
- t<sub>WCH</sub>**: Write cycle time (from WE falling edge to WE rising edge).
- t<sub>DCH</sub>**: Data cycle time (from WE falling edge to WE rising edge).
- t<sub>DS</sub>**: Data setup time (from WE falling edge to data valid).
- t<sub>DH</sub>**: Data hold time (from WE rising edge to data valid).
- t<sub>WCs</sub>**: Write cycle time (from WE falling edge to WE rising edge).
- t<sub>WCH</sub>**: Write cycle time (from WE falling edge to WE rising edge).
- t<sub>WCs</sub>**: Write cycle time (from WE falling edge to WE rising edge).
- t<sub>WCH</sub>**: Write cycle time (from WE falling edge to WE rising edge).