

HD74HC166 ● Parallel-load 8-bit Shift Register


This device is an 8-bit shift register with an output from the last stage. Data may be loaded into the register either in parallel or in serial form. When the Shift/Load input is low, the data is loaded asynchronously in parallel. When the Shift/Load input is high, the data is loaded serially on the rising edge of either clock inhibit or Clock. Clear is asynchronous and active-low.

The 2-input NOR clock may be used either by combining two independent clock sources or by designating one of the clock inputs to act as a clock inhibit.


■ FEATURES

- High Speed Operation: t_{pd} (Clock to Q_H) = 14ns typ. (C_L = 50pF)
- High Output Current: Fanout of 10 LSTTL Loads
- Wide Operating Voltage: V_{CC} = 2~6V
- Low Input Current: 1μA max.
- Low Quiescent Supply Current: I_{CC} (static) = 4μA max. (T_a = 25°C)

■ PIN ARRANGEMENT



■ LOGIC DIAGRAM



■ FUNCTION TABLE

Clear	Inputs					Internal Outputs		Output
	Shift/Load	Clock Inhibit	Clock	Serial	Parallel A-H	Q_A	Q_B	
L	X	X	X	X	X	L	L	L
H	X	L	L	X	X	Q_{A0}	Q_{B0}	Q_{H0}
H	L	L	⎯	X	a-h	a	b	h
H	H	L	⎯	H	X	H	Q_{An}	Q_{Gn}
H	H	L	⎯	L	X	L	Q_{An}	Q_{Gn}
H	X	H	⎯	X	X	Q_{A0}	Q_{B0}	Q_{H0}

■ DC CHARACTERISTICS

Item	Symbol	V _{CC} (V)	Test Conditions	T _a =25°C			T _a =-40~+85°C		Unit		
				min	typ	max	min	max			
Input Voltage	V _{IH}	2.0	V _{I_A} =V _{IH} or V _{IL}	1.5	—	—	1.5	—	V		
		4.5		3.15	—	—	3.15	—			
		6.0		4.2	—	—	4.2	—			
	V _{IL}	2.0		—	—	0.5	—	0.5	V		
		4.5		—	—	1.35	—	1.35			
		6.0		—	—	1.8	—	1.8			
Output Voltage	V _{OH}	2.0	V _{I_A} =V _{IH} or V _{IL}	I _{OH} =-20μA	1.9	2.0	—	1.9	—	V	
		4.5			4.4	4.5	—	4.4	—		
		6.0			5.9	6.0	—	5.9	—		
		4.5		I _{OH} =-4mA	4.18	—	—	4.13	—		
		6.0		I _{OH} =-5.2mA	5.68	—	—	5.63	—		
	V _{OL}	2.0	V _{I_A} =V _{IH} or V _{IL}	I _{OL} =20μA	—	0.0	0.1	—	0.1	V	
		4.5			—	0.0	0.1	—	0.1		
		6.0			—	0.0	0.1	—	0.1		
		4.5			I _{OL} =4mA	—	—	0.26	—		0.33
		6.0			I _{OL} =5.2mA	—	—	0.26	—		0.33
Input Current	I _{ix}	6.0	V _{I_A} =V _{CC} or GND	—	—	±0.1	—	±1.0	μA		
Quiescent Supply Current	I _{CC}	6.0	V _{I_A} =V _{CC} or GND, I _{ix} =0μA	—	—	4.0	—	40	μA		

■ AC CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

Item	Symbol	V _{CC} (V)	Test Conditions	T _a =25°C			T _a =-40~+85°C		Unit
				min	typ	max	min	max	
Maximum Clock Frequency	f _{max}	2.0		—	—	5	—	4	MHz
		4.5		—	—	25	—	20	
		6.0		—	—	29	—	24	
Propagation Delay Time	t _{PHL} t _{PLH}	2.0	Clock to Q _H	—	—	175	—	220	ns
		4.5		—	14	35	—	44	
		6.0		—	—	30	—	37	
	t _{PHL}	2.0	Clear to Q _H	—	—	150	—	190	ns
		4.5		—	12	30	—	38	
		6.0		—	—	26	—	33	
Setup Time	t _{su}	2.0	Shift/Load to Clock	150	—	—	190	—	ns
		4.5		30	2	—	38	—	
		6.0		26	—	—	33	—	
	t _{su}	2.0	Data to Clock	100	—	—	125	—	ns
		4.5		20	1	—	25	—	
		6.0		17	—	—	21	—	
Hold Time	t _h	2.0	Clock to Data	5	—	—	5	—	ns
		4.5		5	0	—	5	—	
		6.0		5	—	—	5	—	
Pulse Width	t _w	2.0	Clock, Clear	80	—	—	100	—	ns
		4.5		16	6	—	20	—	
		6.0		14	—	—	17	—	
Output Rise/Fall Time	t _{TLH} t _{TNL}	2.0		—	—	75	—	95	ns
		4.5		—	5	15	—	19	
		6.0		—	—	13	—	16	
Input Capacitance	C _{ix}	—		—	5	10	—	10	pF

■ TIMING DIAGRAM

