

## CMOS DUAL UP COUNTERS

### FEATURES

- ◆ Two Independent 4-Bit Counters
- ◆ Internally Synchronous for High Speed
- ◆ Dual BCD (4518B) and Dual Binary (4520B) Configurations
- ◆ Direct Reset
- ◆ Logic Edge-Clocked Design
- ◆ Trigger from either Edge of Clock Signal
- ◆ Static Operation— DC to 5MHz @ 10Vdc

### DESCRIPTION


The 4518B Dual BCD Counter and the 4520B Dual Binary Counter are constructed with MOS P-channel and N-channel enhancement-mode devices in a single monolithic structure. Each consists of two identical, independent, internally synchronous 4-stage counters. The counter stages are type-D flip-flops, with interchangeable Clock and Enable lines for incrementing on either the positive-going or negative-going transition as required when cascading multiple stages. Each counter can be cleared by applying a high level on the Reset line. In addition, the 4518B will count out of all undefined states within two clock periods. These complementary MOS up counters find primary use in multi-stage synchronous or ripple counting applications requiring low power dissipation and/or high noise immunity.

### TRUTH TABLE


CLOCK	ENABLE	RESET	ACTION
	1	0	Increment Counter
0		0	Increment Counter
	X	0	No Change
X		0	No Change
	0	0	No Change
1		0	No Change
X	X	1	Q0 thru Q3 = 0

X = Don't Care

### TIMING DIAGRAM



### CONNECTION DIAGRAM (all packages)



### Add suffix for package:


- C 16-pin Cerdip
- D 16-pin Ceramic
- E 16-pin Epoxy
- F 16-pin Flat
- H Chip

### RECOMMENDED OPERATING CONDITIONS

For maximum reliability:

DC Supply Voltage	$V_{DD} - V_{SS}$	3 to 15	Vdc
Operating Temperature	$T_A$		
C, D, F, H Device		-55 to +125	°C
E Device		-40 to +85	°C

### BLOCK DIAGRAM



4518 - Dual BCD Up Counter  
4520 - Dual Binary

## ELECTRICAL CHARACTERISTICS

### STATIC CHARACTERISTICS<sup>1</sup>


PARAMETER	V <sub>DD</sub> (Vdc)	CONDITIONS	T <sub>LOW</sub> <sup>2</sup>		+25°C			T <sub>HIGH</sub> <sup>2</sup>		Units
			Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
QUIESCENT DEVICE CURRENT	I <sub>DD</sub>	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>DD</sub> All valid input combinations	—	5	—	0.05	5	—	150	μA <sub>dc</sub>
			—	10	—	0.1	10	—	300	
			—	20	—	0.2	20	—	600	

NOTES: <sup>1</sup> Remaining Static Electrical Characteristics are listed under "4000B Series Family Specifications".  
<sup>2</sup> T<sub>LOW</sub> = -55°C for C, D, F, H device.  
 = -40°C for E device.  
 T<sub>HIGH</sub> = +125°C for C, D, F, H device.  
 = +85°C for E device.


### DYNAMIC CHARACTERISTICS (C<sub>L</sub> = 50pF, T<sub>A</sub> = 25°C)

PARAMETER	V <sub>DD</sub> (Vdc)	Min.	Typ.	Max.	Units
<b>CLOCKED OPERATION</b>					
PROPAGATION DELAY TIME From Clock or Clock Enable	t <sub>PLH</sub> , t <sub>PHL</sub>	5	—	225	450
		10	—	100	200
		15	—	80	160
OUTPUT TRANSITION TIME	t <sub>TLH</sub> , t <sub>THL</sub>	5	—	100	200
		10	—	50	100
		15	—	40	80
MINIMUM CLOCK PULSE WIDTH	PW <sub>CL</sub>	5	—	100	200
		10	—	50	100
		15	—	35	70
MINIMUM CLOCK ENABLE PULSE WIDTH	PW <sub>CE</sub>	5	—	200	400
		10	—	100	200
		15	—	70	140
MAXIMUM CLOCK FREQUENCY	f <sub>CL</sub>	5	1.5	3.0	—
		10	3.0	6.0	—
		15	4.0	8.0	—
MAXIMUM CLOCK OR CLOCK ENABLE RISE & FALL TIME <sup>1</sup>	t <sub>rCL</sub> , t <sub>fCL</sub>	5	15	—	—
		10	5	—	—
		15	5	—	—
<b>RESET OPERATION</b>					
PROPAGATION DELAY TIME	t <sub>PHL</sub>	5	—	225	450
		10	—	100	200
		15	—	80	160
MINIMUM RESET PULSE WIDTH	PW <sub>R</sub>	5	—	120	240
		10	—	50	100
		15	—	40	80
RESET REMOVAL TIME	t <sub>rem</sub>	5	—	100	200
		10	—	50	100
		15	—	40	80

<sup>1</sup> When units are cascaded, the maximum rise and fall times of the clock input should be equal to or less than the transition times of the data outputs driving data inputs, plus the propagation delay of the output driving stage for the output capacitive load.




Typical P-Channel  
Source Current Characteristics




Typical N-Channel  
Sink Current Characteristics


LOGIC DIAGRAMS



APPLICATIONS INFORMATION



Ripple cascading of four counters with positive-edge triggering.



Synchronous cascading of four binary counters with negative-edge triggering.