

FAST 74F455, 74F456 Buffers/Drivers

FAST Products

74F455 Octal Buffer/Driver With Parity, Inverting (3-State)
74F456 Octal Buffer/Driver With Parity, Non-Inverting (3-State)

FEATURES

- High impedance NPN base inputs for reduced loading (40 μ A in High and Low states)
- 'F455 combines 'F240 and 'F280A functions in one package
- 'F456 combines 'F244 and 'F280A functions in one package
- 'F455 and 'F456 are center pin versions of the 'F655A and 'F656A respectively
- 'F455 Inverting
'F456 Non-Inverting
- 3-state outputs sink 64mA and source 15mA
- 24-pin plastic Slim DIP (300mil) package
- Broadside pinout simplifies PC board layout

Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F455	6.5ns	64mA
74F456	7.5ns	64mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
24-Pin Plastic Slim DIP (300mil)	N74F455N, N74F456N
24-Pin Plastic SOL	N74F455D, N74F456D

DESCRIPTION

The 'F455 and 74F456 are octal buffers and line drivers with parity generation/checking designed to be employed as memory address drivers, clock drivers, and bus-oriented transmitters/receivers. These parts include parity generator/checker to improve PC board density.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$D_0 - D_7$	Data inputs	2.0/0.066	40 μ A/40 μ A
PI	Parity input	1.0/0.033	20 μ A/20 μ A
$\overline{OE}_0, \overline{OE}_1$	Output Enable inputs (active Low)	1.0/0.033	20 μ A/20 μ A
Σ_E, Σ_O	Parity outputs	750/106.7	15mA/64mA
$\overline{Q}_0 - \overline{Q}_7$	Data outputs ('F455)	750/106.7	15mA/64mA
$Q_0 - Q_7$	Data outputs ('F456)	750/106.7	15mA/64mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20 μ A in the High state and 0.6mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)




Buffers/Drivers

FAST 74F455, 74F456


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

INPUTS			OUTPUTS	
			'F455	'F456
\overline{OE}_0	\overline{OE}_1	D_n	\overline{Q}_n	Q_n
L	L	L	H	L
L	L	H	L	H
H	X	X	Z	Z
X	H	X	Z	Z

H= High voltage level
 L= Low voltage level
 X=Don't care
 Z =High impedance "off" state

FUNCTION TABLE for PARITY OUTPUTS


INPUTS	OUTPUTS	
	Σ_E	Σ_O
Number of inputs High (PI, D_0-D_7)		
Even ----- 0, 2, 4, 6, 8	H	L
Odd ----- 1, 3, 5, 7, 9	L	H
Any \overline{OE}_n = High	Z	Z

H= High voltage level
 L= Low voltage level
 X=Don't care
 Z =High impedance "off" state

Buffers/Drivers

FAST 74F455, 74F456


LOGIC DIAGRAM for 'F455



Buffers/Drivers

FAST 74F455, 74F456

LOGIC DIAGRAM for 'F456



Buffers/Drivers

FAST 74F455, 74F456

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	-0.5 to +7.0	V
V_{IN}	Input voltage	-0.5 to +7.0	V
I_{IN}	Input current	-30 to +5	mA
V_{OUT}	Voltage applied to output in High output state	-0.5 to $+V_{CC}$	V
I_{OUT}	Current applied to output in Low output state	128	mA
T_A	Operating free-air temperature range	0 to +70	°C
T_{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current			-15	mA
I_{OL}	Low-level output current			64	mA
T_A	Operating free-air temperature range	0		70	°C

Buffers/Drivers

FAST 74F455, 74F456

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹			LIMITS			UNIT
					Min	Typ ²	Max	
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN},$ $V_{IL} = \text{MAX}$ $V_{IH} = \text{MIN},$	$I_{OH} = -3\text{mA}$	$\pm 10\%V_{CC}$	2.4			V
				$\pm 5\%V_{CC}$	2.7	3.3	V	
				$\pm 10\%V_{CC}$	2.0		V	
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN},$ $V_{IL} = \text{MAX}$ $V_{IH} = \text{MIN},$	$I_{OL} = \text{MAX}$	$\pm 10\%V_{CC}$			0.55	V
				$\pm 5\%V_{CC}$		0.42	0.55	V
V_{IK}	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = I_{IK}$				-0.73	-1.2	V
I_I	Input current at maximum input voltage	$V_{CC} = 0.0\text{V}, V_I = 7.0\text{V}$					100	μA
I_{IH}	High-level input current	D_n PI, \overline{OE}_n	$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$				40	μA
							20	μA
I_{IL}	Low-level input current	D_n PI, \overline{OE}_n	$V_{CC} = \text{MAX}, V_I = 0.5\text{V}$				-40	μA
							-20	μA
I_{OZH}	Off-state output current High-level voltage applied	$V_{CC} = \text{MAX}, V_O = 2.7\text{V}$					50	μA
I_{OZL}	Off-state output current Low-level voltage applied	$V_{CC} = \text{MAX}, V_O = 0.5\text{V}$					-50	μA
I_{OS}	Short-circuit output current ³	$V_{CC} = \text{MAX}$			-100		-225	mA
I_{CC}	Supply current (total)	I_{CCH} I_{CCL} I_{CCZ}	$V_{CC} = \text{MAX}$			50	80	mA
						78	110	mA
						63	90	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.


Buffers/Drivers

FAST 74F455, 74F456

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			
			Min	Typ	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation delay D_n to Q_n	'F455	Waveform 2	2.0 1.0	4.5 2.0	6.5 4.0	2.0 1.0	7.5 4.5	ns
t_{PLH} t_{PHL}	Propagation delay D_n to Q_n	'F456	Waveform 1	2.0 2.5	4.5 5.0	6.5 7.0	2.0 2.5	7.0 7.5	ns
t_{PLH} t_{PHL}	Propagation delay D_n to Σ_E, Σ_O		Waveform 1, 2	5.5 5.5	10.0 11.0	13.0 14.5	5.5 5.5	14.0 16.5	ns
t_{PZH} t_{PZL}	Output Enable time to High or Low level		Waveform 3 Waveform 4	4.0 4.0	7.0 8.0	9.5 10.5	4.0 4.0	10.5 11.5	ns
t_{PHZ} t_{PLZ}	Output Disable time from High or Low level		Waveform 3 Waveform 4	1.5 2.0	4.0 5.0	6.5 7.5	1.5 2.0	7.5 8.0	ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS

