



# Programmable Decade Counter

**ELECTRICALLY TESTED PER:  
MPG54LS716**

These monolithic devices are programmable, cascadable, modulo-N-counters. The 54LS716 can be programmed to divide by any number (N) from 0 through 9, the 54LS718 from 0 through 15.

The parallel enable (PE) input enables the parallel data inputs D<sub>0</sub> through D<sub>3</sub>. All zeros are entered into the counter by applying a logic "0" level to the master reset (MR) and PE inputs. This causes the counter to stop counting (count = 0). All data inputs are independent of the logic level of the Clock.


Modulo-N counters are useful in frequency synthesizers, in phase-locked loops, and in other applications where a simple method for frequency division is needed.

All Types:

Input Loading Factor:  
Clock,  $\overline{PE} = 2$   
D<sub>0</sub>, D<sub>1</sub>, D<sub>2</sub>, D<sub>3</sub> Gate = 1  
 $\overline{MR} = 4$   
Output Loading Factor = 8

Total Power Dissipation =  
85 mW typ/pkg  
Propagation Delay Time:  
Clock to Q<sub>3</sub> = 50 ns typ  
Clock to Bus = 35 ns typ

## LOGIC DIAGRAM



## Military 54LS716



### AVAILABLE AS:

- 1) JAN: N/A
- 2) SMD: N/A
- 3) 883: 54LS716/BXAJC

**X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2**

**THE LETTER "M" APPEARS  
BEFORE THE / ON LCC.**

### PIN ASSIGNMENTS

FUNCT.	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)
Q <sub>3</sub>	1	1	2	VCC
D <sub>3</sub>	2	2	3	VCC
PE	3	3	4	GND
GATE	4	4	5	VCC
D <sub>0</sub>	5	5	7	VCC
CLK	6	6	8	VCC
Q <sub>0</sub>	7	7	9	VCC
GND	8	8	10	GND
Q <sub>1</sub>	9	9	12	VCC
$\overline{MR}$	10	10	13	GND
D <sub>1</sub>	11	11	14	VCC
BUS	12	12	15	PN17
R	13	13	17	PN15
D <sub>2</sub>	14	14	18	VCC
Q <sub>2</sub>	15	15	19	VCC
VCC	16	16	20	VCC


**BURN-IN CONDITIONS:  
VCC = 5.0 V MIN/6.0 V MAX**

### TRUTH TABLE


Count	Outputs			
	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
9	1	0	0	1
8	1	0	0	0
7	0	1	1	1
6	0	1	1	0
5	0	1	0	1
4	0	1	0	0
3	0	0	1	1
2	0	0	1	0
1	0	0	0	1
0	0	0	0	0

# 54LS716

## CONNECTION DIAGRAM




## FUNCTIONAL SWITCHING TIME CIRCUIT




### NOTE:

- Counter programmed for +8 operation, Pin 13 is the resistor pin, and left open.




54LS716

SWITCHING CIRCUIT AND WAVEFORMS




5




# 54LS716

## SWITCHING CIRCUIT WAVEFORM



### NOTE:

Check output waveform as shown below prior to measuring propagation delay.



## 54LS716

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical "1" Output Voltage	2.4		2.4		2.4		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1.0 mA, V <sub>IH</sub> = 2.0 V, V <sub>IL</sub> = 0.7 V, other inputs are open.
V <sub>OL</sub>	Logical "0" Output Voltage		0.4		0.4		0.4	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA, V <sub>IL</sub> = 0.7 V, V <sub>IH</sub> = 2.0 V, other inputs are open.
V <sub>IC</sub>	Input Clamping Voltage		-1.5					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA, other inputs are open.
I <sub>IH1</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, other inputs are open.
I <sub>IHH1</sub>	Logical "1" Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V, other inputs are open.
I <sub>IH2</sub>	Logical "1" Input Current		40		40		40	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> (PE) = 2.7 V, other inputs are open, Gate = GND.
I <sub>IHH2</sub>	Logical "1" Input Current		200		200		200	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> (PE) = 5.5 V, other inputs are open, Gate = GND.
I <sub>IH3</sub>	Logical "1" Input Current		80		80		80	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> (MR) = 2.7 V, other inputs are open, D <sub>0</sub> -D <sub>3</sub> = GND.
I <sub>IHH3</sub>	Logical "1" Input Current		400		400		400	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> (MR) = 5.5 V, other inputs are open, D <sub>0</sub> -D <sub>3</sub> = GND.
I <sub>IL</sub>	Logical "0" Input Current		-0.4		-0.4		-0.4	mA	V <sub>CC</sub> = 5.5 V, V <sub>IL</sub> = 0.4 V, other inputs are open.
I <sub>IL</sub>	Logical "0" Input Current		-0.8		-0.8		-0.8	μA	V <sub>CC</sub> = 5.5 V, V <sub>IL</sub> (PE) = 0.4 V, other inputs are open, MR = 2.7 V.
I <sub>IL</sub>	Logical "0" Input Current		-1.6		-1.6		-1.6	μA	V <sub>CC</sub> = 5.5 V, V <sub>IL</sub> (MR) = 0.4 V, other inputs are open, D <sub>0</sub> -D <sub>3</sub> = 2.7 V.
I <sub>OS</sub>	Output Short Circuit Current	-30	-130	-30	-130	-30	-130	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 2.7 V, other inputs are open, PE = 0.7 V, V <sub>OUT</sub> = GND.
I <sub>CC</sub>	Power Supply Current Off		32		32		32	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = GND, other inputs are open.
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.7		0.7		0.7	V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 4.5 V, (Repeat at) V <sub>CC</sub> = 5.5 V, V <sub>INL</sub> = 0.4 V, and V <sub>INH</sub> = 2.4 V.

54LS716

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL1</sub> t <sub>PHL1</sub>	Propagation Delay Clock to Q <sub>n</sub>		78 45		90 85		90 85	ns	V <sub>CC</sub> = 5.0 V, C <sub>T</sub> = 50 pF, R <sub>L</sub> = 50 Ω. V <sub>CC</sub> = 5.0 V, C <sub>T</sub> = 15 pF
t <sub>PLH1</sub> t <sub>PLH1</sub>	Propagation Delay Gate to Q <sub>n</sub>		35 35		50 44		50 44	ns	V <sub>CC</sub> = 5.0 V, C <sub>T</sub> = 50 pF, R <sub>L</sub> = 50 Ω. V <sub>CC</sub> = 5.0 V, C <sub>T</sub> = 15 pF.
t <sub>PHL2</sub> t <sub>PHL2</sub>	Propagation Delay Clock to Bus		80 65		95 90		95 90	ns	V <sub>CC</sub> = 5.0 V, C <sub>T</sub> = 50 pF, R <sub>L</sub> = 50 Ω. V <sub>CC</sub> = 5.0 V, C <sub>T</sub> = 15 pF.
f <sub>tog</sub> f <sub>tog</sub>	Toggle Frequency	8.0 8.0		6.5 —		6.5 —		MHz	V <sub>CC</sub> = 5.0 V, C <sub>T</sub> = 50 pF, R <sub>L</sub> = 50 Ω. V <sub>CC</sub> = 5.0 V, C <sub>T</sub> = 15 pF.

**NOTE:**

1. The limits specified for C<sub>T</sub> = 15 pF is guaranteed but not tested.