

HS-C²MOS™ INTEGRATED CIRCUITS

041939


M54HC74
M74HC74

PRELIMINARY DATA

DUAL D TYPE FLOP WITH PRESET AND CLEAR

DESCRIPTION

The M54/74HC74 is a high speed CMOS DUAL D TYPE FLOP WITH PRESET AND CLEAR fabricated in silicon gate C²MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. A signal on the D INPUT is transferred to the Q OUTPUT during the positive going transition of the clock pulse. CLEAR and PRESET are independent of the clock and accomplished by a low on the appropriate input. All inputs are equipped with protection circuits against static discharge or transient excess voltage.




B1 Plastic Package **F1** Ceramic Package **C1** Chip Carrier

ORDERING NUMBERS: M54HC74 F1
M74HC74 B1
M74HC74 F1
M74HC74 C1

FEATURES


- High Speed
 $f_{MAX} = 40\text{MHz}$ (Typ.) at $V_{CC} = 5\text{V}$
- Low Power Dissipation
 $I_{CC} = 2 \mu\text{A}$ (Max.) at $T_A = 25^\circ\text{C}$
- High Noise Immunity
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Output Drive Capability
10 LSTTL Loads
- Symmetrical Output Impedance
 $|I_{OH}| = I_{OL} = 4 \text{mA}$ (Min.)
- Balanced Propagation Delays
 $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range
 $V_{CC} (\text{opr}) = 2\text{V to } 6\text{V}$
- Pin and Function compatible with 54/74LS74

PIN CONNECTIONS (top view)



Dual in line

CHIP CARRIER



NC = No Internal Connection

TRUTH TABLE


INPUTS				OUTPUTS		FUNCTION
CLR	PR	D	CK	Q	Q̄	
L	H	*	*	L	H	CLEAR
H	L	*	*	H	L	PRESET
L	L	*	*	H	H	—
H	H	L	↓	L	H	—
H	H	H	↓	H	L	—
H	H	*	↓	Qn	Qn	NO CHANGE

* Don't care

M54HC74

M74HC74

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	-0.5 to 7	V
V_I	DC Input Voltage	-0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Source Sink Current Per Output Pin	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 50	mA
P_D	Power Dissipation	500 (*)	mW
T_{stg}	Storage Temperature	-65 to 150	$^{\circ}C$

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: \cong 65 $^{\circ}C$ derate to 300 mW by 10 mW/ $^{\circ}C$: 65 $^{\circ}C$ to 85 $^{\circ}C$.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limit	Unit	
V_{CC}	Supply Voltage	2 to 6	V	
V_I	Input Voltage	0 to V_{CC}	V	
V_O	Output Voltage	0 to V_{CC}	V	
T_A	Operating Temperature	74HC Series 54HC Series	$^{\circ}C$	
		-40 to 85 -55 to 125		
t_r, t_f	Input Rise and Fall Time	V_{CC} $\left\{ \begin{array}{l} 2 \text{ V} \\ 4.5 \text{ V} \\ 6 \text{ V} \end{array} \right.$	$\left\{ \begin{array}{l} 0 \text{ to } 1000 \\ 0 \text{ to } 500 \\ 0 \text{ to } 400 \end{array} \right.$	ns



DC SPECIFICATIONS

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit	
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
V _{IH}	High Level Input Voltage	2.0		1.5	—	—	1.5	—	1.5	—	V	
		4.5		3.15	—	—	3.15	—	3.15	—		
		6.0		4.2	—	—	4.2	—	4.2	—		
V _{IL}	Low Level Input Voltage	2.0		—	—	0.5	—	0.5	—	0.5	V	
		4.5		—	—	1.35	—	1.35	—	1.35		
		6.0		—	—	1.8	—	1.8	—	1.8		
V _{OH}	High Level Output Voltage	2.0	V _I	I _O	1.9	2.0	—	1.9	—	1.9	—	V
		4.5			V _{IH}	- 20 μA	4.4	4.5	—	4.4	—	
		6.0	or		5.9	6.0	—	5.9	—	5.9	—	
		4.5	V _{IL}	- 4.0 mA	4.18	4.31	—	4.13	—	4.10	—	
		6.0		- 5.2 mA	5.68	5.8	—	5.63	—	5.60	—	
V _{OL}	Low Level Output Voltage	2.0	V _{IH}	20 μA	—	0	0.1	—	0.1	—	0.1	V
		4.5			or		—	0	0.1	—	0.1	
		6.0	V _{IL}	4.0 mA	—	0.17	0.26	—	0.33	—	0.40	
		4.5		5.2 mA	—	0.18	0.26	—	0.33	—	0.40	
		6.0			—			—		—		
I _I	Input Leakage Current	6.0	V _I = V _{CC} or GND		—	—	±0.1	—	±1		±1	μA
I _{CC}	Quiescent Supply Current	6.0	V _I = V _{CC} or GND		—	—	20	—	20.0		40.0	μA

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V, T_A = 25°C, C_L = 15pF, Input t_r = t_f = 6ns)

Symbol	Parameter	54HC and 74HC			Unit
		MIN.	TYP.	MAX.	
t _{TLH} t _{THL}	Output Transition Time		4	8	ns
t _{PLH} t _{PHL}	Propagation Delay Time CLOCK-Q,Q		18	29	ns
t _{PLH} t _{PHL}	Propagation Delay Time CLEAR-Q,Q		24	38	ns
f _{MAX}	Maximum Clock Frequency	28	46		MHz
t _{W(L)} t _{W(H)}	Minimum Pulse Width (CLOCK)		8	15	ns
t _{W(L)}	Minimum Pulse Width (CLR-PR)		10	20	ns
t _S	Minimum Set-up Time		10	20	ns
t _H	Minimum Hold Time		0	0	ns
t _{REM}	Minimum Removal Time (CLEAR-PR)		12	20	ns

M54HC74

M74HC74

AC ELECTRICAL CHARACTERISTICS (C_L = 50pF, Input t_r = t_f = 6ns)

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t _{TLH} t _{THL}	Output Transition Time	2		—	30	75	—	90			ns
		4.5		—	8	15	—	18			
		6		—	7	13	—	16			
t _{PLH} t _{PHL}	Propagation Delay Time (CLOCK-Q, \bar{Q})	2		—	80	160	—	195			ns
		4.5		—	21	32	—	39			
		6		—	18	28	—	34			
t _{PLH} t _{PHL}	Propagation Delay Time (CLR, \overline{PR} - Q, \bar{Q})	2		—	105	210	—	250			ns
		4.5		—	27	41	—	50			
		6		—	23	35	—	43			
f _{MAX}	Maximum Clock Frequency	2		5	8		4				MHz
		4.5		25	40		20				
		6		29	45		23				
t _{W(L)} t _{W(H)}	Minimum Pulse Width (CLOCK)	2		—	35	75	—	90			ns
		4.5		—	8	15	—	18			
		6		—	7	13	—	16			
t _{W(L)}	Minimum Pulse Width (CLEAR, \overline{PR})	2		—	40	100	—	125			ns
		4.5		—	10	20	—	25			
		6		—	9	17	—	21			
t _s	Minimum Set-up Time	2		—	45	100	—	125			ns
		4.5		—	10	20	—	25			
		6		—	9	17	—	21			
t _h	Minimum Hold Time	2		—	—	0	—	0			ns
		4.5		—	—	0	—	0			
		6		—	—	0	—	0			
t _{REM}	Minimum removal Time (CLEAR - \overline{PR})	2		—	50	100	—	125			ns
		4.5		—	12	20	—	25			
		6		—	10	17	—	21			
C _{IN}	Input Capacitance			—	5	10	—	10			pF
C _{PD} (*)	Power Dissipation Capacitance			—	53	—	—	—			pF

Note (*) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the following equation.

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 \text{ for FLIP/FLOP}$$