

ADVANCED 4-HEAD PLAY-BACK AND RECORD AMPLIFIER FOR VCR


For complete specifications refer to "AUDIO POWER & PROCESSING ICs"

PLAY-BACK MODE


- LOW NOISE AND WIDE BAND AMPLIFIERS FOR 4 HEADS
- AUTOMATIC OFFSET CANCELLATION BETWEEN THE 2 SELECTED HEADS
- ONE PLAY-BACK OUTPUT WITHOUT AGC
- ONE PLAY-BACK OUTPUT INCLUDING AGC
- RECORD AMPLIFIER INHIBITION AND RECORD OUTPUT GROUNDED
- OUTPUT FOR TRACKING VIDEO INFORMATION (TRIV)
- SHORT PLAY/LONG PLAY ENVELOPE COMPARATOR WITH A SCHMIDT TRIGGER

RECORD MODE

- TWO INTEGRATED I/I CONVERTERS WITH ACCURATE CONTROL OF TRANSCONDUCTANCE
- AUTOMATIC PLAY-BACK/RECORD SWITCHING BY SCANNING OF RECORD SUPPLY
- PLAY-BACK LOOP INHIBITION
- RECORD AMPLIFIERS WITH AUTOMATIC PROTECTION AGAINST SHORT CIRCUIT




PIN CONNECTIONS



DESCRIPTION

The TEA5706A is an advanced four head record and play-back amplifier for VCR.

BLOCK DIAGRAM



5706A-02.EPS

FUNCTIONAL DESCRIPTION

TEA5706A is intended for 4 heads VCR applications. It includes all the electrical functions necessary to achieve play-back and record processing for VHS and S-VHS applications (10MHz bandwidth).

High performance technology allows very low noise levels (current and voltage), which are frequency dependant in all the frequency range. In play-back mode a special feature suppresses the DC offset when switching two channels. Optimized play-back output stage gives to the TEA5706A large capability to drive directly a coaxial cable in order to reduce number of external components.

Two play-back outputs are available : one, dedicated to Chroma processing, is a 60dB voltage amplifier output, the other, dedicated to Luma processing, has a constant AC output level of 200mV_{PP} at 3.8MHz signal (phase is opposite to the chroma dedicated one).

A tracking information for video signal (TRIV) is Luma amplitude proportional and allows automatic phase correction.

An automatic scanning of record supply voltage permits TEA5706A automatically switching either in play-back or in record mode. The switching threshold voltage is fixed to a value which forbids high current peaking through the heads.

During play-back mode, record output is grounded via an internal transistor and during record mode preamplifiers are turned off.

There is one output current for two recording heads, the DC current and the AC characteristics can be very precisely controlled with accurate external resistors. If recommended resistances are used, a $\pm 5\%$ transconductance accuracy is guaranteed.

Feedback loop gains of SP channel and LP channel can be different.

The recording amplifiers include a protection system which protects the IC and the application board against overheating in case of short circuit on the recording transconductance components.

A particular feature is the SP/LP envelope comparator and detector. This system can be used in search mode, still mode, slow mode... The output signal is an output current feeding a capacitor (CSPLP) which is buffered through a schmidt trigger circuit to VSPLP. This output is high in record mode. By varying the capacitance on CSPLP a good compromise can be found between short delay time and spike free signal.

TEA5706A is fully protected against ESD.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Power Supply Voltage	6	V
V _{REC}	Power Supply Voltage Record	15	V
T _J	Junction Temperature	+150	°C
T _{oper}	Operating Temperature	0, +70	°C

5706A-01.TBL

THERMAL DATA

Symbol	Parameter	Value	Unit
R _{th(j-a)}	Junction-ambient Thermal Resistance (Typ.)	70	°C/W

5706A-02.TBL

RECOMMENDED OPERATING CONDITIONS (T_{amb} = 25°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Power Supply Voltage	4.5	5	5.5	V
V _{REC}	Power Supply Voltage Record	4.75	9	12.6	V
CAGC	Capacitance at Pin CAGC	4.7			nF
CSPLP	Capacitance at Pin CSPLP		4.7		nF

5706A-03.TBL

ELECTRICAL OPERATING CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Power Consumption

Parameter	Play-Back		Record (1)	
	Typ.	Max.	Typ.	Max.
V _{CC}	60mA	75mA	40mA	55mA
V _{REC}	0mA	0mA	45mA	55mA
Total Consumption (2)	V _{CC} = 5V, V _{REC} = 9V		600mW	
	V _{CC} = 5.25V, V _{REC} = 9.45V		750mW	

5706A-04.TBL

- Notes :**
- R1 = 5.6Ω
 - Taking in account only the consumption through the IC.
A great care should be taken to the maximum power consumption : V_{REC} can be increased to 12.6V if the DC current flowing through the head is reduced. This can be done by increasing R1 value. V_{REC} can be reduced as long as voltage on Pins Iout-SP, Iout-LP is not going under 1V (to forbid output stage saturation).

Play-back Mode

V_{CC} = 5V, no load on Pins CHROMA, LUMA

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I _{CC1}	Supply Current		45	60	75	mA
V _{CC}	Supply Voltage		4.75	5	5.25	V

CHROMA OUTPUT (no AGC)

G _{PB}	Pre-amplification Gain	Sinewave 600 kHz 400mV _{PP} on output Input on Pin H1-SP or H2-SP, H1-LP or H2-LP	56	60	62	dB
ΔG _{PB1}	Difference of Output Signal on Pin CHROMA between Channel 1 and Channel 2 in SP Mode	Sinewave 600kHz 0.4mV _{PP} on inputs H1-SP and H2-SP			1.2	dB
ΔG _{PB2}	Difference of Output Signal on Pin CHROMA between Channel 1 and Channel 2 in LP Mode	Sinewave 600kHz 0.4mV _{PP} on inputs H1-LP and H2-LP			1.2	dB

5706A-05.TBL

ELECTRICAL OPERATING CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified) (continued)
Play-back Mode ($V_{CC} = 5\text{V}$, no load on Pins CHROMA, LUMA)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
CHROMA OUTPUT (no AGC) (continued)						
e_N	Equivalent Input Voltage Noise Level	Input grounded via switching transistor on Pins H1-SP, H2-SP, H1-LP, H2-LP, $f = 600\text{kHz}$		0.6	0.85	$\text{nV}/\sqrt{\text{Hz}}$
i_N	Equivalent Input Current Noise	Pins H1-SP, H2-SP, H1-LP, H2-LP		2	2.8	$\text{pA}/\sqrt{\text{Hz}}$
CRT	Crosstalk	Sinewave 3.8MHz $400\mu\text{V}_{PP}$, All switches combined			-40	dB
F_{LCPB1} F_{HCPB1}	Bandwidth Cut-off Frequency	-3dB attenuation 50Ω in parallel on the input, 0dB at 600kHz Low High	8		0.1	MHz MHz
C_{IN}	Input Capacitance Pins H1-SP, H2-SP, H1-LP, H2-LP	At 5MHz		30	40	pF
R_{IN}	Pre-amplifier Input Resistance Pins H1-SP, H2-SP, H1-LP, H2-LP	At 3.8MHz	400	600	900	Ω
Z_{CPB}	Output Impedance Pin CHROMA	Sinus wave 600kHz $400\mu\text{V}_{PP}$ on input		30	50	Ω
V_{CPB}	DC Level at Play-back Output on Pin CHROMA		1.5	1.9	2.5	V
ΔV_{CPBS} ΔV_{CPBL}	Head Switch Offset Pin CHROMA				100 100	mV mV
SH_{PB1}	Second Harmonic Play-back Output Pin CHROMA	Sinus wave 3.8MHz $400\mu\text{V}_{PP}$ on input with load $500\Omega/100\text{pF}$		-45	-40	dB

LUMA OUTPUT (with AGC)

Z_{LPB}	Output Impedance	DC		30	50	Ω
V_{DCPB2}	DC Level		0.8	1.4	2	V
F_{LCPB2} F_{HCPB2}	Bandwidth Cut-off Frequency	-3dB attenuation 50Ω in parallel on the input, AGC locked, 0dB at 3.8MHz Low High	10	12	0.1	MHz MHz
V_{LPB}	Output Amplitude	Input signal $200\mu\text{V}_{PP}$ at 3.8MHz on Pins H1-SP, H2-SP, H1-LP, H2-LP	140	200	270	mV_{PP}
ΔV_{LPB}	AGC Control Sensitivity	Input signal $200\mu\text{V}_{PP}$ at +6dB or -5dB on Pins H1-SP, H2-SP, H1-LP, H2-LP	-2		+1	dB
SH_{PB2}	Second Harmonic Play-back Output	Input Signal 3.8MHz $400\mu\text{V}_{PP}$ on Pins H1-SP, H2-SP, H1-LP, H2-LP with load $500\Omega/100\text{pF}$		-42	-35	dB

CAGC

I+	Positive Output Current	Input Signal 3.8MHz $200\mu\text{V}_{PP}$ on H1-SP	15	30	45	μA
I-	Negative Output Current	Input Signal 3.8MHz $200\mu\text{V}_{PP}$ on H1-SP	-45	-30	-15	μA

TRIV

R_{TRIV}	Downloading Resistance		20	40	80	$\text{k}\Omega$
V_{TRIV1} V_{TRIV3} V_{TRIV4} V_{TRIV5}	Output Level	$V_{CHROMA} = 0\text{mV}_{PP}$ $V_{CHROMA} = 400\text{mV}_{PP}$ at 4.5MHz $V_{CHROMA} = 600\text{mV}_{PP}$ at 4.5MHz $V_{CHROMA} = 800\text{mV}_{PP}$ at 4.5MHz	0 2.6 3.3 3.6	3 3.7 4.2	1.2 3.4 4.1 4.5	V V V V
G_{TRIV1} G_{TRIV2}	Gain	$V_{CHROMA} = 0\text{mV}_{PP}$, 400mV_{PP} at 4.5MHz $V_{CHROMA} = 400\text{mV}_{PP}$, 600mV_{PP} at 4.5MHz		7.5 3.5		V/V_{PP} V/V_{PP}

5706A-06-TBL

ELECTRICAL OPERATING CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified) (continued)
Play-back Mode ($V_{CC} = 5\text{V}$, no load on Pins CHROMA, LUMA)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
SP/LP ENVELOPE DETECTOR						
I_{DET+}	Current Output on Pin CSPLP	$200\mu\text{V}_{PP}$ on Pins H1-SP or H2-SP	25	50	75	μA
I_{DET-}	Current Output on Pin CSPLP	$200\mu\text{V}_{PP}$ on Pins H1-LP or H2-LP	-75	-50	-25	μA
V_{DETH}	Sensitivity 1 on Pin CSPLP	$50\mu\text{V}_{PP}$ to $600\mu\text{V}_{PP}$ on SP, LP short circuited	4	4.5	5	V
V_{DETL}	Sensitivity 2 on Pin CSPLP	$50\mu\text{V}_{PP}$ to $600\mu\text{V}_{PP}$ on LP, SP short circuited	0	0.5	1	V
V_{TH}	Upper Threshold on Pin VSPLP	Scanning through Pin CSPLP		3.33		V
V_{TL}	Lower Threshold on Pin VSPLP	Scanning through Pin CSPLP		1.66		V
R_{OH} R_{OL}	Output Resistance on Pin VSPLP	Output high Output low	7.5 1.5	12.5 2.5	17.5 3.5	$\text{k}\Omega$ $\text{k}\Omega$

5706A-07.TEL

Record Mode
 $V_{REC} = 9\text{V}$, $V_{CC} = 5\text{V}$, Load resistor 50Ω on Pin I_{OUT-SP} , I_{OUT-LP}

 Transconductance network defined by : $R_1 = 5.6\Omega$, 1% Pins PROT/ V_{MES}
 $R_2\text{-SP} = 2\text{k}\Omega$, 1% Pins V_{MES}/V_{IN-SP}
 $R_2\text{-LP} = 1.5\text{k}\Omega$, 1% Pins V_{MES}/V_{IN-SP}
 $R_3\text{-SP} = 1.5\text{k}\Omega$, 1% Pin V_{IN-SP}
 $R_3\text{-LP} = 1.5\text{k}\Omega$, 1% Pin V_{IN-LP}

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{REC} I_{CC2}	Current Supply	$V_{REC} = 9\text{V}$ $V_{CC} = 5\text{V}$		45 40	55 55	mA mA
I_{max}	Max. Record Current on SP or LP Current Amplifier	3.8MHz	65			mA_{APP}
TR	Transconductance	$V_{IN-SP} = 300\text{mV}_{PP}$ $V_{IN-LP} = 300\text{mV}_{PP}$	180 150	230 180	280 210	mA/V mA/V
SHREC	Second Harmonic	Output Current, 30mA_{APP} at 3.8MHz at Pin I_{OUT-SP} at Pin I_{OUT-LP}		-50 -50	-38 -38	dB dB
F_{LCRSP} F_{HCRSP}	Bandwidth Cut-off Frequency Pin I_{OUT-SP}	-3dB attenuation, 0dB at 3.8MHz Output current 30mA_{APP} Low High	10		0.1	MHz MHz
V_{SPLP}	DC Level at Pins CSPLP and VSPLP		4			V
F_{LCRLP} F_{HCLRLP}	Bandwidth Cut-off Frequency Pin I_{OUT-LP}	-3dB attenuation, 0dB at 3.8MHz Output current 30mA_{APP} Low High	10		0.1	MHz MHz
I_{PROT}	Maximum Input Current on Pin PROT	5V on Pin V_{MES}	150	250	400	mA
V_{SAT}	Maximum Saturation Voltage on Pin V_{MES}	Input current 80mA		50	150	mV
R_{VINLP} R_{VINSP}	Input Resistance on Pins V_{IN-LP} , V_{IN-SP}	Equivalent value of R3 resistor	500	700	900	Ω

5706A-08.TEL

ELECTRICAL OPERATING CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified) (continued)

Switching Levels

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{SWHH}	Head Selection Pin SW-H	Head number 1 in SP mode, 2 in LP mode (high level)	2.4		V_{CC}	V
V_{SWHL}		Head number 2 in SP mode, 1 in LP mode (low level)	0		1.5	V
I_{SWHH}		Input current (high level)		20	50	μA
I_{SWHL}		Output current (low level)		20	50	μA
V_{SWMH}	Mode Selection Pin SW-M (Record mode and play-back mode)	LP Mode (high level)	2.4		5	V
V_{SWML}		SP mode (low level)	0		1.5	V
I_{SWMH}		Input current (high level)		20	50	μA
I_{SWML}		Output current (low level)		20	50	μA
t_{ON}	Selection Pin SW-H or SW-M Transient Response	Delay time selection ON (output signal appears on Pin CHROMA)		250	1000	ns
t_{OFF}		Delay time selection OFF (output signal disappears on Pin CHROMA)		250	1000	ns
V_{TH1}	Inhibition Threshold for Switching from Play-back to record on Pin V_{REC}	$V_{CC} = 5\text{V}$	0.15	0.3	0.5	V
V_{TH2}	Inhibition Threshold Hysteresis for Switching from Record to Play-back on Pin V_{REC}	$V_{CC} = 5\text{V}$		80		mV
t_1	Transient Response of Record Scanning on Pin V_{REC}	Delay from play-back to record (signal disappears on Pin CHROMA)		30		μs
t_2		Delay from record to play-back (signal appears on Pin CHROMA)		35*		ms
t_3		Delay from play-back to record (signal appears on Pin I_{OUT-SP} , I_{OUT-LP})		0.2		ms
t_4		Delay from record to play-back (signal disappears on Pin I_{OUT-SP} , I_{OUT-LP})		8*		ms


* Depending on capacitance on Pin V_{REC} .

Power Supply


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
SVR	Supply Voltage Rejection	0.5mV _{PP} on Pin V_{CC} , 75 μV_{PP} on Pin H1-SP, H2-SP, H1-LP, H2-LP, Measurement on Pin Chroma	15	20		dB

INPUT/OUTPUTS EQUIVALENT INTERNAL DIAGRAM

Pins : C1-SP, C2-SP, C1-LP, C2-LP




Pins : SW-H, SW-M




INPUT/OUTPUTS EQUIVALENT INTERNAL DIAGRAM (continued)

Pins : Chroma, Luma




5706A-05.EPS

Pin : VMES




5706A-06.EPS

Pin : VIN-SP, VIN-LP




5706A-07.EPS

Pin : CAGC




5706A-08.EPS

Pin : TRIV



5706A-09.EPS


Pin : PROT



5706A-10.EPS


INPUT/OUTPUTS EQUIVALENT INTERNAL DIAGRAM (continued)

Pin : V_{CC}




5706A-11.EPS

Pin : V_{REC}




5706A-12.EPS

Pin : I_{OUT-SP}, I_{OUT-LP}




5706A-13.EPS

Pins : CCAS, H1-SP, H2-SP, H1-LP, H2-LP




5706A-14.EPS

Pin : CSPLP




5706A-15.EPS

Pin : VSPLP



5706A-16.EPS

TYPICAL APPLICATION



5706A-17.EPS