

262144 BIT CMOS STATIC COLUMN DYNAMIC RAM

MB 81C466-10 MB 81C466-12 MB 81C466-15

> March 1987 Edition 2.0

65,536 x 4 BIT CMOS STATIC COLUMN DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 81C466 is static column dynamic random access memory, SC-DRAM, which is organized as 65536 word by 4 bits. This SC-DRAM is designed for high speed, high performance applications such as main frame memory, buffer memory, and video memory, and for applications to battery backed-up systems where very low power dissipation and compact layout is required.

The advantage of SC-DRAM is achieving the static mode operation such as read, write and read-modify-write cycles in spite of dynamic RAM and the fast read and write operation can be performed by this mode.

The MB 81C466 is fabricated using silicon gate CMOS process. Since the CMOS circuit dissipates very small power, it can be easily used in battery backed-up application system such as hand held computer.

The MB 81C466 is pin compatible with Intel's 51C259.

All inputs and outputs are TTL compatible.


- 65536 x 4 SC-DRAM, 18-pin DIP/ 20-pin ZIP
- Silicon-gate, CMOS, single transistor cell
- Row Access Time (t_{RAC}), 100 ns max. (MB 81C466-10) 120 ns max. (MB 81C466-12) 150 ns max. (MB 81C466-15)
- Random Cycle Time (t_{RC}),
 200 ns min. (MB 81C466-10)
 230 ns min. (MB 81C466-12)
 260 ns min. (MB 81C466-15)
- Address Access Time (t_{AA}),
 45 ns max. (MB 81C466-10)
 55 ns max. (MB 81C466-12)
 70 ns max. (MB 81C466-15)
- Static Mode Cycle Time (t_{SC}),
 50 ns min. (MB 81C466-10)
 60 ns min. (MB 81C466-12)
 75 ns min. (MB 81C466-15)


- Low Power Dissipation 385 mW max. (MB 81C466-10)
 - 330 mW max. (MB 81C466-12) 275 mW max. (MB 81C466-15)
 - 11 mW max, at standby with TTL level input
 - 1.65 mW max, at standby with CMOS level input
- Single 5V supply ±10% tolerance
- Internal write period control
- On chip latches for address and data inputs
- 32ms/256 refresh cycle
- RAS-Only, CAS-before-RAS, and Hidden refresh capability
- Standard 18-pin ceramic (Metal seal) DIP (Suffix: -C)
- Standard 18-pin Plastic DIP (Suffix: -P)
- Standard 20-Pin Plastic ZIP (Suffix: -PSZ)

ABSOLUTE MAXIMUM RATINGS


Rating Voltage on any pin relative to V _{SS}		Symbol	Value	Unit	
		VIN, VOUT	-1 to +7	٧	
Voltage on V _{CC} relative to V _{SS}		Vcc	-1 to +7	٧	
Storage	Ceramic	-	-55 to +150	°c	
	Plastic	T _{STG}	-55 to +125		
Power Dissipation		P _D	1.0	W	
Short Circuit outp	ut current		50	mA	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE ($T_A = 0$ °C to +70°C, $V_{CC} = 5V \pm 10$ %, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A ₀ to A ₇	C _{IN1}		7	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}		10	pF
Input/Output Capacitance, DQ ₁ to DQ ₄	C _{IO}		7	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Ma×	Unit	Operating Temperature
Supply Voltage	V _{CC} V _{SS}	4.5 0	5.0 0	5.5 0	V	
Input High Voltage, all inputs	V _{IH}	2.4		6.5	V	0°C to +70°C
Input Low Voltage, all inputs	V _{IN}	-1.0		0.8	٧	1

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		6 1				
Parameter		Symbol	Min	Тур	Max	Unit
OPERATING/REFRESH CURRENT*	MB 81C466-10			<u> </u>	70	
Average Power Supply Current	MB 81C466-12	I _{CC1}			60	mA
(RAS, CAS cycling; t _{RC} = min)	MB B1C466-15				50	
STANDBY CURRENT Standby Power Supply Current	TTL Level	,			2	mA.
RAS, CAS = V _{IH})	CMOS Level	l _{CC2}			0.3	
STATIC MODE OPERATING CURRENT*	MB 81C466-10				50	
Average Power Supply Current (RAS = V_{1L} , CAS, WE or Address = cycling; t_{SC} = min)	MB 81C466-12	lcc3			40	mA.
	MB 81C466-15				35	
CAS-BEFORE-RAS REFRESH CURRENT*	MB 81C466-10	I _{CC4}			65	
Average Power Supply Current	MB 81C466-12				55	mA
(CAS-before-RAS; t _{RC} = min)	MB 81C466-15				45	
INPUT LEAKAGE CURRENT, ALL INPUTS (V _{IN} = 0V to 5.5V, V _{CC} = 5V, V _{SS} = 0V, all other inputs not under test = 0V)		l _{I(L)}	-10		10	μΑ
INPUT/OUTPUT LEAKAGE CURRENT (Data is disabled, V _{OUT} = 0V to 5.5V)		I _{DQ(L)}	-10		10	μА
OUTPUT LEVEL, OUTPUT LOW VOLTAGE (I _{OL} = 4.2mA)		V _{OL}			0.4	V
OUTPUT LEVEL, OUTPUT HIGH VOLTAGE (IOH = -5.0 mA)	SE	V _{OH}	2.4			V

NOTE *; I_{CC} is depended on the output loading and cycle rate. The specified values are obtained with the output open.

AC CHARACTERISTICS

(At Recommended operating conditions unless otherwise noted) NOTE 1,2

Art recommended operating conditions uni	T							
Parameter NOTE	Symbol	MB 81C466-10		MB 81C466-12		MB 81C466-15		Unit
	<u> </u>	Min	Max	Min	Max	Min	Max	
Time Between Refresh	t _{REF}		32		32		32	ms
Random Read/Write Cycle Time	t _{RC}	200		230		260		ns
Read-Modify-Write Cycle Time	t _{RWC}	270		315		360		ns
Access Time from RAS 3 5	^t RAC		100		120		150	ns
Access Time from CAS 5	tcac		25		30		35	ns
Output Buffer Turn off Delay Time	toff	0	25	0	25	0	30	ns
Transition Time	t _T	3	50	3	50	3	50	ns
Column Address Access Time 5	t _{AA}		45		55		70	ns
Output Hold Time from Column Address Change	t _{AOH}	5		5		5		ns
Access Time from WE Precharge	t _{WPA}		25		30		35	ns
Access Time Relative to Last Write 6	t _{ALW}		90		110		140	ns
RAS Precharge Time	t _{RP}	90		100		100		ns
RAS Pulse Width	t _{RAS}	65	100000	75	100000	95	100000	ns
RAS Hold Time	t _{RSH}	25		30		35		ns
CAS Pulse Width (Read)	t _{CAS}	25	100000	30	100000	35	100000	ns
CAS Pulse Width (Write)	t _{CAS}	15	100000	20	100000	25	100000	ns
CAS Hold Time (Read)	t _{CSH}	100	-	120		150		ns
CAS Hold Time (Write)	t _{CSH}	80		95	 	115	†	ns
RAS to CAS Delay Time	tRCD	25	75	25	90	30	115	ns
CAS to RAS Set Up Time	t _{CRS}	20		25		30	1	ns
Row Address Set Up Time	t _{ASR}	0	<u> </u>	0		0	<u> </u>	ns
Row Address Hold Time	t _{RAH}	15		15		20	1	ns
Column Address Set Up Time 7	t _{ASC}	0		0		0		ns
Column Address Hold Time 7	t _{CAH}	20		25		30		ns
RAS to Column Address Delay Time	t _{RAD}	20	55	20	65	25	80	ns
Column Address Hold Time Referenced to RAS	t _{AR}	100		120		150		ns
Write Address Hold Time Referenced to RAS	t _{AWR}	80		90		110		ns
Read Address to RAS Lead Time	t _{RAL}	45		55		70		ns
Column Address Hold Time Reference to RAS Rising Time	t _{AHR}	15		15		20		ns
Last Write to Column Address Delay Time	tLWAD	20	45	20	55	25	70	ns
Column Address Hold Time Reference to Last Write	† _{AHLW}	90		110		140		ns

AC CHARACTERISTICS (Cont'd)

(At Recommended operating conditions unless otherwise noted) NOTE 1,2

NOTE:		MB 810	2466-10	MB 81C466-12		MB 81C466-15		Unit
Parameter NOTE	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Command Set Up Time Referenced to CAS	t _{RCS}	0		0		0		ns
Read Command Hold Time Referenced to RAS	t _{RRH}	10		10		10		ns
Read Command Hold Time Referenced to CAS	t _{RCH}	0		0		0		ns
WE Pulse Width	t _{WP}	15		20		25		ns
WE Inactive Time	twi	15		20		25		ns
Write Command Hold Time	t _{wch}	15		20		25		ns
Write Command to RAS Lead Time	t _{RWL}	25		30		35		ns
Write Command to CAS Lead Time	t _{CWL}	25		30		35		ns
RAS to WE Delay Time 14	tawo	125		150		185		ns
CAS to WE Delay Time	tcwp	50		60		70		пs
Column Address to WE Delay Time	tAWD	70		85		100		ns
RAS to Second Write Delay Time	t _{RSWD}	105		125		155		ns
Write Command Hold Time Referenced to RAS	twcn	80		95		115		ns
RAS Precharge Time from Last Write	t _{RPLW}	135		155		165		ns
Write Set Up Time for Output Disable	t _{ws}	0		0		0		ns
Write Hold Time for Output Disable 14	t _{WH}	0		0		0		ns
D _{IN} Set Up Time	t _{DS}	0		0		0		ns
D _{IN} Hold Time	t _{DH}	20		25		30		ns
D _{IN} Hold Time Referenced to RAS	toha	80		90		110		ns
Access Time from OE	toEA		25		30		35	ns
OE to Data In Delay Time	toed	20		25		30		ns
Output Buffer Turn off Delay Time from OE	toez	0	20	0	25	0	30	ns
OE Hold Time Referenced to RAS 15	toehr	20		20	1	20	<u> </u>	ns
OE Hold Time Referenced to CAS 15		20		20	ľ	20		ns
Refresh Set Up Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCS}	20		25		30		ns
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCH}	20		25		30		ns
CAS Precharge Time (CAS before RAS cycle)	t _{CPR}	20		25		30		ns
RAS Precharge Time to CAS Active Time (Refresh cycles)	t _{RPC}	20		20		20		ns



AC CHARACTERISTICS (Cont'd)


(At Recommended operating conditions unless otherwise noted) NOTE 1,2

	MB 81C466-10		MB 81C466-12		MB 81C466-15		Τ	
Parameter NOTE	Symbol	Min	Max		т		 	Unit
Static Mode Read/Write Cycle Time	t _{sc}	50	IVIAX	Min 60	Max	Min 75	Max	-
Static Mode Read-Modify-Write Cycle Time	tsawc	120		145		180		ns
Static Mode CAS Precharge Time	t _{CP}	15	<u> </u>	20	<u> </u>	25		ns
OE to RAS Inactive Set Up Time	toes	25		30		35	<u> </u>	ns
D _{IN} to CAS Delay Time	tozc	0		0		0	<u> </u>	ns
D _{IN} to OE Delay Time	t _{DZO}	0		0		0	1	ns
Refresh Counter Test Cycle Time 17	t _{RTC}	465		550		645		ns
Refresh Counter Test RAS Pulse Width	t _{TRAS}	365	10000	440	10000	535	10000	ns
Refresh Counter Test CAS Precharge Time	t _{CPT}	50		60		70		ns
Refresh Counter Test CAS to Column Address Delay Time	tCADT		100		120		150	ns
Refresh Counter Test Access Time from CAS	†CACT	**	135		165		205	ns
Refresh Counter Test CAS to WE Delay Time	tcwdt	135		165		205		пѕ


NOTES:


- An Initial pause (RAS=CAS=V_{IH}) of 200 µs is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2 AC characteristics assume t_T = 5ns, V_{1N} = 0V to 3V, V_{1H} = 2.4V, V_{1L} = 0.8, V_{OH} = 2.4V, and V_{OL} = 0.4V.
- Assumes that t_{RAD} ≤ t_{RAD} (max). If t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RAD} exceeds the value shown.
- 4 Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- Measured with a load equivalent to 2 TTL loads and 100pF.
- **6** Assumes that $t_{LWAD} \le t_{LWAD}$ (max). If t_{LWAD} is greater than the maximum recommended value shown in this table, t_{ALW} will be increased by the amount that t_{LWAD} exceeds the value shown.
- 7 Write Cycle only.
- Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled by t_{AA}.

- $g t_{RAD} (min) = t_{RAH} (min) + t_{T} (t_{T} = 5ns)$
- t_{AHR} is specified to latch column address by the rising edge of RAS.
- Operation within the t_{LWAD} (max) limit insures that t_{ALW} (max) can be met. t_{LWAD} (max) is specified as a reference point only; if t_{LWAD} is greater than the specified t_{LWAD} (max) limit, then access time is controlled by t_{AA}.
- 12 t_{LWAD} (min) = t_{CAH} (min) + t_{T} (t_{T} = 5ns).
- 13 Either t_{BBH} or t_{BCH} must be satisfied for a read cycle.
- 14 t_{WS} , t_{WH} , and t_{RWD} are specified as a reference point only. If $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min), the data output pin will remain High-Z state throughout entire cycle. It $t_{RWD} \ge t_{RWD}$ (min). The data output will contain data read from the selected cell.
- 15 Either t_{OEHR} or t_{OEHC} is satisfied, output is disabled.
- 16 Either t_{DZC} or t_{DZO} must be satisfied.
- 17 CAS-before-RAS refresh counter test cycle only.





*; If t_{RAD} ≥ t_{RAD} (max), access time is t_{AA}.







*; If \overline{OE} is kept high through a cycle or $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min) are met, DQ pins are kept high impedance state.


























FUJITSU MB 81C466-15

DESCRIPTION

Address Inputs:

A total of sixteen binary input address bits are required to decode parallel 4 bits of the 262,144 storage cells within the MB 81C466. Eight row address bits are established on the address input pins (Ao to Az) and latched with the Row Address Strobe (RAS). The eight column address bits are established on the address input pins $(A_0 \text{ to } A_7)$ after the Row Address Hold Time has been satisfied. In read cycle, the column addresses are not latched by the Column Address Strobe (CAS), so the column address must be stable until the output becomes valid. In write cycle, the column addresses are latched by the later falling edge of CAS or WE.

Write Enable:

Read or Write cycle is selected with the WE inputs. A high on WE selects read cycle and low selects write cycle. The write operation is asserted on the later falling edge of CAS or WE (Both CAS and WE are low). The time period of the write operation is determined by internal circuit, thus the next write operation will be inhibited during the write operation.

Data Pins:

Data Inputs:

Data are written into the MB 81C466 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of CAS or WE.

Data Output:

The output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. The output is in high impedance state until CAS is brought low. In a read cycle, the access time is determined by the following conditions:

- 1. t_{RAC} from the falling edge of RAS.
- 2. t_{AA} from the column address inputs.
- 3. t_{CAC} from the falling edge of CAS.
- 4. t_{OEA} from the falling edge of $\overline{\text{OE}}$. When both $t_{\mbox{\scriptsize RCD}}$ and $t_{\mbox{\scriptsize HAD}}$ satisfy their maximum limits, $t_{RAC} = t_{RCD} + t_{CAC}$ or tRAC=tRAD+tAA.

Data output remains valid while the column address inputs are kept con-

stant. However, when either CAS or OE goes high, the output returns to a high impedance state. In the static write cycle (CAS controlled), if tws≥tws (min) and twH≥twH (min) are met, data pins are input mode regardless of the state of OE.

Output Enable:

The OE controls the impedance of the output buffers. In the high state on OE, the output buffers are high impedance state. In the low state on OE, the output buffers are low impedance state. In the write cycle (WE controlled), the OE must be high before the data applied to DQ pins. When WE controlled write cycles is not used. OE can be low throughout the operation.

Static Mode:

The static mode operation allows continuous read, write, or read-modifywrite cycle within a row by applying new column address. In the static mode. CAS can be kept low throughout static mode operation. The following four cycles are allowed in the static mode.

- Static mode read cycle.
 - In a static mode read cycle, the access time is t_{RAC} from the falling edge of RAS or tAA from the column address input or toEA from the falling edge of OE. The data remains valid for a time taoh after the column address is changed.
- 2. Static mode write cycle;
 - In a static mode write cycle, the data is written into the cell triggered by the later falling edge of CAS or WE. If both tws and twh are greater than their minimum limits, the data output pin is kept high impedance state through the static mode write cycle. The OE must be high before the data are applied to DQ pins.
- 3. Static mode read-modify-write cycle; In the static mode read-modify-write cycle, WE goes low after tawn from the column address inputs and town from the falling edge of CAS. The data and column address inputs are strobed and latched by the falling edge of WE. The OE must be high before the data are applied to DQ

- 4. Static mode mixed cycle;
 - In the static mode, read, write, and read-modify-write cycles can be mixed in any order.

In the next read cycle of static mode write cycle or read-modify-write cycle, the access time is determined by the following conditions.

- 1. tal w from the falling edge of WE at previous write cycle.
- 2. tAA from the column address inputs. 3. twpA from the rising edge of WE at the read cycle.
- 4. t_{CAC} from the falling edge of CAS.
- 5. tope from the falling edge of OE.

Refresh:

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row addresses (An to A7) at least every 4ms.

The MB 81C466 offers the following three types of refresh.

- 1. RAS only refresh:
 - The RAS-only refresh avoids any outputs during refresh because the outputs buffers are high impedance state due to CAS-high. Strobing of each 256 row address (Ao to A7) with RAS will cause all bits in each row to be refreshed.
- 2. CAS-before-RAS refresh;
 - CAS-before-RAS refreshing available on the MB 81C466 offers an alternate refresh method. If CAS is held low for the specified period (t_{ECS}) before RAS goes low, on chip refresh control clock generator and the internal refresh address counter are enabled, and an internal refresh operation is executed. After the refresh operation, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh.
- 3. Hidden refresh:
 - A hidden refresh cycle will be executed while maintaining latest valid data at the output pin by extending the CAS low time. For the MB 81C466, a hidden refresh cycle is CAS-before-RAS refresh. The internal refresh address counter provides the refresh address, as in a normal CAS-before-RAS refresh cycle.

CAS-before-RAS refresh counter Test:

A special timing sequence using CAS-before-RAS refresh counter test cycle provides a convenient method of verifying the function of CAS-before-RAS refresh activated circuitry. After the CAS-before-RAS refresh cycle, if CAS goes to high and goes to low again while RAS is held low, the read and read-modify-write cycles are enabled according to the state of WE. This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell address, consisting of a row address (8 bits) and a column address (8 bits) and a column address (8 bits)

to be accessed is shown below.

ROW ADDRESS – All bits A₀ to A₇ are provided by the refresh counter.

COLUMN ADDRESS – All the bits

A₂ to A₃ are provided by externally

 A_0 to A_7 are provided by externally after t_{CADT} . The recommended procedure of $\overline{\text{CAS}}$


The recommended procedure of CASbefore-RAS refresh counter test is shown below. The timing of CASbefore-RAS refresh counter test cycle should be used.

- Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.
- (8 bits) and a column address (8 bits), 2) Throughout the test, use the same

column address.

- Using a write cycle, write 0s to all 256 row addresses.
- 4) Using CAS-before-RAS refresh counter test cycle in read-modify-write mode, read the 0 written in step 3), and simultaneously write a 1 to the same cell. This step is repeated 256 row address generated by internal refresh address counter.
- Using a normal read cycle, read back the 1s written in step 4), from all 256 locations.
- 6) Complement the test pattern and repeat step 3), 4), and 5).

PACKAGE DIMENSIONS





PACKAGE DIMENSIONS

(Suffix: -P) (Suffix: -PSZ)

