

## 74AC/ACT11299

### 8-Input Universal Shift/Storage Register with Asynchronous Reset and Common I/O Pins

#### Objective Specification

#### ACL Products

#### FEATURES

- Multiplexed 3-State I/O ports for bus-oriented applications
- Additional Serial Inputs and outputs for expansion
- Four operating modes: Shift Left, Shift Right, Load, and Store
- Output capability:  $\pm 24\text{mA}$
- CMOS (AC) and TTL (ACT) voltage level inputs
- $50\Omega$  incident wave switching
- Center-pin  $V_{CC}$  and ground configuration to minimize high-speed switching noise
- $I_{CC}$  category: MSI

#### DESCRIPTION

The 74AC/ACT11299 high-performance CMOS devices combine very high speed and high output drive comparable to the most advanced TTL families.

The AC/ACT11299 is an 8-bit universal shift/storage register with 3-State outputs. Four modes of operation are possible: hold (store), shift left, shift right, and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional out-

#### GENERAL INFORMATION

| SYMBOL            | PARAMETER  | CONDITIONS<br>$T_A = 25^\circ\text{C}; \text{GND} = 0\text{V};$<br>$V_{CC} = 5.0\text{V}$ | TYPICAL |     | UNIT |
|-------------------|--|---|---------|-----|------|
|                   |  |   | AC      | ACT |      |
| $t_{PLH}/t_{PHL}$ | Propagation delay CP to I/O <sub>n</sub>                 | $C_L = 50\text{pF}$   | 7.5     | 9.0 | ns   |
| $C_{PD}$          | Power dissipation capacitance per flip-flop <sup>1</sup> | $f_i = 1\text{MHz};$<br>$C_L = 50\text{pF}$   | 232     | 232 | pF   |
| $C_{IN}$          | Input capacitance  | $V_i = 0\text{V or } V_{CC}$  | 4.0     | 4.0 | pF   |
| $C_O$             | Output capacitance                                       | $V_o = 0\text{V or } V_{CC};$ Disabled  | 10      | 10  | pF   |
| $C_{IO}$          | I/O capacitance  | $V_{IO} = 0\text{V or } V_{CC};$ Disabled   | 12      | 12  | pF   |
| $I_{LATCH}$       | Latch-up current   | Per Jeduc JC40.2 Standard 17  | 500     | 500 | mA   |
| $f_{MAX}$         | Maximum clock frequency, CP to I/O <sub>n</sub>          | $C_L = 50\text{pF}$   | 140     | 65  | MHz  |

#### Note:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$

where:

$f_i$  = input frequency in MHz,  $C_L$  = output load capacitance in pF,


$f_o$  = output frequency in MHz,  $V_{CC}$  = supply voltage in V,

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

#### ORDERING INFORMATION


| PACKAGES                         | TEMPERATURE RANGE                         | ORDER CODE                |
|----------------------------------|---|---------------------------|
| 24-pin plastic DIP (300mil wide) | $-40^\circ\text{C to } +85^\circ\text{C}$ | 74AC11299N<br>74ACT11299N |
| 24-pin plastic SO (300mil-wide)  | $-40^\circ\text{C to } +85^\circ\text{C}$ | 74AC11299D<br>74ACT11299D |

#### PIN CONFIGURATION




June 28, 1989

#### LOGIC SYMBOL



5-352

#### LOGIC SYMBOL (IEEE/IEC)



# 8-Input Universal Shift/Storage Register with Asynchronous Reset and Common I/O Pins

74AC/ACT11299

puts are provided for flip-flops  $Q_0$  and  $Q_7$  to allow easy serial cascading. A separate active-Low Master Reset is used to reset the register.

The AC/ACT11299 contains eight edge-triggered D-type flip-flops and the inter-stage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by  $S_0$  and  $S_1$ , as shown in the Mode Select Table. All flip-flop

outputs are brought out through 3-State buffers to separate I/O pins that also serve as data inputs in the parallel load mode.  $Q_0$  and  $Q_7$  are also brought out on other pins for expansion in serial shifting of longer words.

A Low signal on  $\overline{MR}$  overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state

provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A High signal on either  $\overline{OE}_1$  or  $\overline{OE}_2$  disables the 3-State buffers and puts the I/O pins in the high-impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-State buffers are also disabled by High signals on both  $S_0$  and  $S_1$  in preparation for a parallel load operation.

## PIN DESCRIPTION

| PIN NUMBER                   | SYMBOL                              | NAME AND FUNCTION                            |
|------------------------------|-------------------------------------|--|
| 15                           | CP                                  | Clock input                                  |
| 17                           | $D_{SL}$                            | Serial data input for left shift             |
| 16                           | $D_{SR}$                            | Serial data input for right shift            |
| 23, 22                       | $S_0, S_1$                          | Mode select inputs                           |
| 14                           | $\overline{MR}$                     | Asynchronous master reset input (active-Low) |
| 21, 20                       | $\overline{OE}_1, \overline{OE}_2$  | Output enable inputs (active-Low)            |
| 1, 2, 3, 4,<br>9, 10, 11, 12 | I/O <sub>0</sub> - I/O <sub>7</sub> | Data inputs/outputs                          |
| 24, 13                       | $Q_0, Q_7$                          | Serial outputs                               |
| 5, 6, 7, 8                   | GND                                 | Ground (0V)                                  |
| 18, 19                       | $V_{CC}$                            | Positive supply voltage                      |

## MODE SELECT TABLE

| INPUTS          |                 |       |       |    | OPERATING MODE  |
|-----------------|-----------------|-------|-------|----|---|
| $\overline{OE}$ | $\overline{MR}$ | $S_0$ | $S_1$ | CP |   |
| L               | L               | X     | X     | X  | Asynchronous Reset; $Q_0 - Q_7 = \text{Low}$                      |
| L               | H               | H     | H     | ↑  | Parallel Load; I/O <sub>n</sub> → $Q_n$                           |
| L               | H               | L     | H     | ↑  | Shift Right; $D_{SR} \rightarrow Q_0, Q_0 \rightarrow Q_1$ , etc. |
| L               | H               | H     | L     | ↑  | Shift Left; $D_{SL} \rightarrow Q_7, Q_7 \rightarrow Q_6$ , etc.  |
| L               | H               | L     | L     | X  | Hold  |
| H               | X               | X     | X     | X  | Outputs in High-Z   |

H = High voltage level

L = Low voltage levels

X = Don't Care

↑ = Low-to-High clock transition

# 8-Input Universal Shift/Storage Register with Asynchronous Reset and Common I/O Pins

74AC/ACT11299

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL              | PARAMETER                          | 74AC11299        |     |          | 74ACT11299 |     |          | UNIT |
|---------------------|------------------------------------|------------------|-----|----------|------------|-----|----------|------|
|                     |                                    | Min              | Nom | Max      | Min        | Nom | Max      |      |
| $V_{CC}$            | DC supply voltage                  | 3.0 <sup>1</sup> | 5.0 | 5.5      | 4.5        | 5.0 | 5.5      | V    |
| $V_I$               | Input voltage                      | 0                |     | $V_{CC}$ | 0          |     | $V_{CC}$ | V    |
| $V_O$               | Output voltage                     | 0                |     | $V_{CC}$ | 0          |     | $V_{CC}$ | V    |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | 0                |     | 10       | 0          |     | 10       | ns/V |
| $T_A$               | Operating free-air temperature     | -40              |     | +85      | -40        |     | +85      | °C   |

### NOTE:

- No electrical or switching characteristics are specified at  $V_{CC} < 3V$ . Operation between 2V and 3V is not recommended, but within that range, a device output will maintain a previously established logic state.

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

| SYMBOL                      | PARAMETER   | TEST CONDITIONS                      | RATING                 | UNIT |
|-----------------------------|---|--------------------------------------|------------------------|------|
| $V_{CC}$                    | DC supply voltage   |                                      | -0.5 to +7.0           | V    |
| $I_{IK}$<br>or<br>$V_I$     | DC input diode current <sup>2</sup>                         | $V_I < 0$                            | -20                    | mA   |
|                             |   | $V_I > V_{CC}$                       | 20                     |      |
|                             | DC input voltage  |                                      | -0.5 to $V_{CC} + 0.5$ | V    |
| $I_{OK}$<br>or<br>$V_O$     | DC output diode current <sup>2</sup>                        | $V_O < 0$                            | -50                    | mA   |
|                             |   | $V_O > V_{CC}$                       | 50                     |      |
|                             | DC output voltage   |                                      | -0.5 to $V_{CC} + 0.5$ | V    |
| $I_O$                       | DC output source or sink current per output pin             | $V_O = 0$ to $V_{CC}$                | ±50                    | mA   |
| $I_{CC}$<br>or<br>$I_{GND}$ | DC $V_{CC}$ current   |                                      | ±250                   | mA   |
|                             | DC ground current   |                                      | ±250                   |      |
| $T_{STG}$                   | Storage temperature   |                                      | -65 to 150             | °C   |
| $P_{TOT}$                   | Power dissipation per package<br>Plastic DIP                | Above 70°C: derate linearly by 8mW/K | 500                    | mW   |
|                             | Power dissipation per package<br>Plastic surface mount (SO) | Above 70°C: derate linearly by 6mW/K | 400                    | mW   |

### NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 8-Input Universal Shift/Storage Register with Asynchronous Reset and Common I/O Pins

74AC/ACT11299

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL           | PARAMETER                                    | TEST CONDITIONS  | V <sub>CC</sub><br>V                 | 74AC11299              |      |                                 |      | 74ACT11299             |      |                                 |      | UNIT |      |
|------------------|--|--|--------------------------------------|------------------------|------|---------------------------------|------|------------------------|------|---------------------------------|------|------|------|
|                  |  |  |                                      | T <sub>A</sub> = +25°C |      | T <sub>A</sub> = -40°C to +85°C |      | T <sub>A</sub> = +25°C |      | T <sub>A</sub> = -40°C to +85°C |      |      |      |
|                  |  |  |                                      | Min                    | Max  | Min                             | Max  | Min                    | Max  | Min                             | Max  |      |      |
| V <sub>IH</sub>  | High-level input voltage                     |  | 3.0                                  | 2.10                   |      | 2.10                            |      |                        |      |                                 |      | V    |      |
|                  |  |  | 4.5                                  | 3.15                   |      | 3.15                            |      | 2.0                    |      | 2.0                             |      |      |      |
|                  |  |  | 5.5                                  | 3.85                   |      | 3.85                            |      | 2.0                    |      | 2.0                             |      |      |      |
| V <sub>IL</sub>  | Low-level input voltage                      |  | 3.0                                  |                        | 0.90 |                                 | 0.90 |                        |      |                                 |      | V    |      |
|                  |  |  | 4.5                                  |                        | 1.35 |                                 | 1.35 |                        | 0.8  |                                 | 0.8  |      |      |
|                  |  |  | 5.5                                  |                        | 1.65 |                                 | 1.65 |                        | 0.8  |                                 | 0.8  |      |      |
| V <sub>OH</sub>  | High-level output voltage                    | V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>  | I <sub>OH</sub> = -50μA              | 3.0                    | 2.9  |                                 | 2.9  |                        |      |                                 |      | V    |      |
|                  |  |  |                                      | 4.5                    | 4.4  |                                 | 4.4  |                        | 4.4  |                                 | 4.4  |      |      |
|                  |  |  | I <sub>OH</sub> = -4mA               | 3.0                    | 2.58 |                                 | 2.48 |                        |      |                                 |      |      |      |
|                  |  |  |                                      | 4.5                    | 3.94 |                                 | 3.8  |                        | 3.94 |                                 | 3.8  |      |      |
|                  |  |  | I <sub>OH</sub> = -24mA              | 3.0                    | 2.58 |                                 | 2.48 |                        |      |                                 |      |      |      |
|                  |  |  |                                      | 4.5                    | 3.94 |                                 | 3.8  |                        | 3.94 |                                 | 3.8  |      |      |
|                  |  |  | I <sub>OH</sub> = -75mA <sup>1</sup> | 5.5                    |      |                                 | 3.85 |                        |      |                                 | 3.85 |      |      |
| V <sub>OL</sub>  | Low-level output voltage                     | V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>  | I <sub>OL</sub> = 50μA               | 3.0                    |      | 0.1                             |      | 0.1                    |      |                                 |      | V    |      |
|                  |  |  |                                      | 4.5                    |      | 0.1                             |      | 0.1                    |      | 0.1                             |      |      | 0.1  |
|                  |  |  | I <sub>OL</sub> = 12mA               | 3.0                    |      | 0.36                            |      | 0.44                   |      |                                 |      |      |      |
|                  |  |  |                                      | 4.5                    |      | 0.36                            |      | 0.44                   |      | 0.36                            |      |      | 0.44 |
|                  |  |  | I <sub>OL</sub> = 24mA               | 3.0                    |      | 0.36                            |      | 0.44                   |      | 0.36                            |      |      | 0.44 |
|                  |  |  |                                      | 4.5                    |      | 0.36                            |      | 0.44                   |      | 0.36                            |      |      | 0.44 |
|                  |  |  | I <sub>OL</sub> = 75mA <sup>1</sup>  | 5.5                    |      |                                 |      | 1.65                   |      |                                 |      |      | 1.65 |
| I <sub>I</sub>   | Input leakage current                        | V <sub>I</sub> = V <sub>CC</sub> or GND  | 5.5                                  |                        | ±0.1 |                                 | ±1.0 |                        | ±0.1 |                                 | ±1.0 | μA   |      |
| I <sub>OZ</sub>  | 3-State output off-state current             | V <sub>I</sub> = V <sub>IH</sub> or V <sub>IH</sub> ,<br>V <sub>O</sub> = V <sub>CC</sub> or GND | 5.5                                  |                        | ±0.5 |                                 | ±5.0 |                        | ±0.5 |                                 | ±5.0 | μA   |      |
| I <sub>CC</sub>  | Quiescent supply current                     | V <sub>I</sub> = V <sub>CC</sub> or GND,<br>I <sub>O</sub> = 0                                   | 5.5                                  |                        | 8.0  |                                 | 80   |                        | 8.0  |                                 | 80   | μA   |      |
| ΔI <sub>CC</sub> | Supply current, TTL inputs High <sup>2</sup> | One input at 3.4V, other inputs at V <sub>CC</sub> or GND  | 5.5                                  |                        |      |                                 |      |                        | 0.9  |                                 | 1.0  | mA   |      |

**NOTES:**

1. Not more than one output should be tested at a time, and the duration of the test should not exceed 10ms.
2. This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0V or V<sub>CC</sub>.