

12x12 bit parallel and microprogrammable multiplier

general information

The LMU12/LMU13 are 12-bit parallel Multipliers with high speed and low power consumption. The LMU12 multipliers are pin and functionally compatible with TRW MPY-12HJ parts. The LMU13 multipliers are optimized for use in microprogrammed systems. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.

The A and B operands and their mode controls TCA, TCB have 13-bit input registers. The mode controls specify the operands as two's complement or unsigned numbers.

At the output, a right shift control (RS) allows the user to select either a left shifted 23-bit product suitable for two's complement only, or a full 24-bit product.

Two 12-bit output registers are provided to hold the most and least significant halves of the result (MSR and LSR) as defined by RS. For asynchronous output these registers may be made transparent by taking the feed through control (FT) high. A round control (RND) allows the rounding of the MSR; this control is registered, and is entered whenever either input register is clocked.

In the LMU12 the A, B, MSR and LSR registers have independent clocks: CLKA, CLKB, CLKM, CLKL.

The LMU13 differs in that it has a single clock input (CLK) and three register enables (ENA, ENB, ENR) for the two input registers and the entire product, respectively. This facilitates the use of the part in

microprogrammed systems. In both parts data is entered into the registers on the positive edge of the clock.

PIN CONFIGURATION LMU12 (LMU13)

PIN	FUNCTION	PIN	FUNCTION
1	A7	64	A8
2	A6	63	A9
3	A5	62	A10
4	A4	61	A11
5	A3	60	CLKA (ENA)
6	A2	59	CLKB (ENB)
7	A1	58	RND
8	A0	57	TCA
9	R0	56	B0
10	R1	55	B1
11	R2	54	B2
12	R3	53	B3
13	R4	52	B4
14	R5	51	B5
15	R6	50	V _{CC}
16	R7	49	V _{CC}
17	R8	48	V _{CC}
18	R9	47	B6
19	R10	46	B7
20	R11	45	B8
21	OEL	44	B9
22	OEM	43	B10
23	GND	42	B11
24	GND	41	TCB
25	FT	40	R23
26	RS	39	R22
27	CLKL (CLK)	38	R21
28	CLKM (ENR)	37	R20
29	R12	36	R19
30	R13	35	R18
31	R14	34	R17
32	R15	33	R16

absolute maximum ratings

Supply Voltage	- 0.5 to 7.0V
Input Voltage	0 to 5.5V
Output Voltage	0 to V _{CC}
Storage Temperature	- 65°C to 150°C

recommended operating conditions


PARAMETER	min	typ	max	unit
V _{CC} Supply Voltage Commercial	4.75	5.0	5.25	V
V _{CC} Supply Voltage Military	4.50	5.0	5.5	V
I _{OL} Low Level Output Current			4.0	mA
I _{OH} High Level Output Current			- 2.0	mA
T _{AMB} Operating Temperature Commercial (Ambient)	0	25	70	°C
T _{AMB} Operating Temperature Military (Ambient)	- 55	25	125	°C

018313 040783
LMU12/LMU13

features

- High-speed (65ns), low-power (100mW) CMOS 12 x 12 Parallel Multiplier
- LMU12 functionally and pin compatible with TRW MPY-12HJ
- TTL inputs and outputs
- Three-state outputs
- Two's complement unsigned or mixed operands
- High-Rel screening available
- Wide range of packaging available; ceramic DIP, PGA, LCC, low cost plastic LCC

functional diagram



LOGIC
DEVICES INCORPORATED

electrical characteristics

PARAMETER	TEST CONDITIONS	min	typ	max	unit
V _{IL}	Low Level Input Voltage			0.8	V
V _{IH}	High Level Input Voltage	2.0			V
V _{OL}	Low Level Output Voltage	V _{CC} = min I _{OL} = 4mA		0.5	V
V _{OH}	High Level Output Voltage	V _{CC} = min I _{OH} = -2.0mA	3.5		V
I _{IL}	Low Level Input Current	V _{CC} = max V _{IL} = 0.4V		20	μA
I _{IH}	High level Input Current	V _{CC} = max V _{IH} = 2.4V		20	μA
I _{CC}	Supply Current	Military Commercial	25 ¹ 28	35 ² 40 ³	mA
I _{CC}	Quiescent			0.5	mA

- 1) 5MHz clock rate: TTL input levels; V_{CC} = 5V; T_A = 25°C; random input patterns.
- 2) 5MHz clock: V_{IH} = 2.0; V_{IL} = 0.8; V_{CC} = 5.5V; T_A = -55°C; all outputs toggling every clock cycle.
- 3) As above, T_A = 0°C.

switching characteristics


PARAMETER	LMU12/LMU13		LMU12-1/LMU13-1		unit
	0°C-70°C V _{CC} = 4.75V	-55°C-125°C V _{CC} = 4.5V	0°C-70°C V _{CC} = 4.75V	-55°C-125°C V _{CC} = 4.5V	
t _{MC}	80	100	65	75	ns
t _{MUC}	110	130	95	110	ns
t _D	30	35	26	30	ns
t _{ENA}	26	35	22	26	ns
t _{DIS}	24	35	20	24	ns
t _{PW}	25	25	25	25	ns
t _S	15	20	15	18	ns
t _H	5	6	0	0	ns

AC TEST CONDITIONS: Input levels: 0 to 3V

Output timing reference level: 1.5V


Output load: 1.0KΩ to 5V, 820Ω to GND, 60PF to GND

timing diagram




input/output formats

LMU12 TWO'S COMPLEMENT (Fractional Notation Shown)



LMU12 MAGNITUDE (Integer Notation Shown)



ordering information

PACKAGE*

- D — Hermetic DIP
- P — Molded DIP
- K — Leadless Chip Carrier
- X — Dice
- G — Pin Grid
- L — Leaded Chip Carrier
- J — Plastic Chip Carrier
- C — Cerdip


*Not all parts available in all packages.

TEMPERATURE RANGE

- C — 0°C to +70°C
V_{CC} = 4.75 to 5.25V
- M — -55°C to +125°C
V_{CC} = 4.5 to 5.5V

SCREENING

- No Designator — Commercial
- B — Hi Rel Process Flow
- R — 48 hour Burn-In at 125°C
- T — Custom



The LMU12-1/LMU13-1 meet or exceed all specifications of the LMU12/LMU13. LOGIC Devices Incorporated may, at its discretion, ship these products to fill LMU12/LMU13 orders.



DEVICES INCORPORATED

Information contained herein intended as general product description and is subject to change at any time without notice. LOGIC Devices Incorporated does not assume any responsibility for use of the circuit described, no circuit patent licenses are implied. Reproduction of any portion hereof is prohibited.