

# **Hard Disk Pulse Detector**

## **GENERAL DESCRIPTION**

The XR-541 is a disk drive Pulse detector designed for use with RLL and MFM coding schemes. Signals from the read/write preamplifier are qualified by an amplitude verifying gating threshold before constant width pulses are output.

The XR-541 is available in 24 Pin Plastic DIP, JEDEC S.O., and 28 Pin PLCC packages. It employs +5V and +12V supplies.

#### **FEATURES**

RLL and MFM Decoding
High Performance AGC Preamplifier
Adjustable Detection Threshold
Wide Dynamic Range
Compatible with Embedded Servo
Separate Analog and Digital Grounds
TTL Level Output and Control
Replaces SS1541 Read Data Processor


## **APPLICATIONS**

Winchester Disk Drives Removable Cartridge Disk Drives

## **ABSOLUTE MAXIMUM RATINGS**

Power Supply Voltage	
V <sub>CC</sub>	6.5V
$V_{DD}$	14.0V
Storage Temperature	-65°C to 150°C
Operating Junction Temperature	150°C
Power Dissipation	
24 Pin Plastic DIP	1W
Derate Above 25°C	8mW/°C
24 Pin JEDEC SO	1W
Derate Above 25°C	8mW/°C
28 Pin PLCC	1W
Derate Above 25°C	8mW/°C
TTL Input Voltage	-0.3V to 5.5V
Differential Input Signal	+/-3.3V

#### PIN ASSIGNMENT



# **ORDERING INFORMATION**

Part Number	Package	<b>Operating Temperature</b>
XR-541-1CP	24 Pin DIP/1ns	0°C to 70°C
XR-541-1CJ	28 Pin PLCC/1r	s 0°C to 70°C
XR-541-1D	24 Pin S.O./1ns	0°C to 70°C
XR-541-3CP	24 Pin DIP/3ns	0°C to 70°C
XR-541-3CJ	28 Pin PLCC/3r	s 0°C to 70°C
XR-541-3D	24 Pin S.O./3ns	0°C to 70°C

# SYSTEM DESCRIPTION

Signal from the disk head preamplifier are A.C. coupled into the XR-541. A low pass filter may be employed here to reduce system bandwidth and noise. The input amplifier is AGC controlled, allowing reliable operation with signal levels ranging from 20 mV to 660 mV p-p. A low pass filter removes unwanted components as the signal enters the differentiator and level detection threshold circuitry. Only when the signal rises above this user adjustable threshold is the output one-shot timer enabled.

Detection threshold is set by the voltage on the HYS Pin. Test points are provided for alignment of the delays from the clock input and the gating flip-flop. Dual grounds reduce coupling between the digital sections and the low level signal inputs.

DC ELECTRICAL CHARACTERISTICS

Test Conditions: T<sub>A</sub> = 25°, V<sub>CC</sub>= 5V, V<sub>DD</sub> = 12V, R/W= High (>2.0V). Unless otherwise specified.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	CONDITIONS
	Comply Company		4	14	mA.	V <sub>CC</sub> = 5.5V
lcc	Supply Current		50	70	mA.	V <sub>DD</sub> = 13.2V
100	Supply Current		600	730	mW	V00 = 70.2 V
P <sub>D</sub>	Power Dissipation					
DIGITAL SI	GNALS					
v <sub>iL</sub>	Input "Low" Voltage			0.8	٧	
V <sub>IH</sub>	Input "High" Voltage	2.0	•	1	٧	
կ	Input "Low" Current	-0.4			mA	V <sub>IL</sub> = 0.4V
i <sub>H</sub>	Input "High" Current	1		100	μA	V <sub>IH</sub> =2.4V
v <sub>o</sub>	Output "Low" Voltage			0.4	٧	I <sub>OL</sub> = 4mA RD Output
V <sub>OH</sub>	Output "High" Voltage	2.4			٧	I <sub>OH</sub> =-0.4mA RD Output
AGC AMPL	IFIER		<b>L</b>	<u> </u>		
Aymin	Minimum Gain		0.1	4	V/V	Differential V <sub>OUT</sub> from 1.0V
A <sub>Vmax</sub>	Maximum Gain	83	250		V/V	to 2.5Vp-p
R <sub>IN</sub>	Differential Input Resistance		5	1	ΚΩ	
C <sub>IN</sub>	Differential Input Capacitance	Ì	l.	10	pF	
	Common Mode Input Impedance		1.8	1	ΚΩ	R/W ≥ 2.4V BothSides
Z <sub>IN</sub>	Common wode input impodumos		250	500	Ω	R/W ≤ 0.8V Both Sides
e <sub>ni</sub>	Input Noise Voltage			30	nV/√Hz	Az=maximum:15MHz bandwidth
BW	Preamplifier Bandwidth	30	60		MHz	Av = maximum: -3dB point
CMRR	Common Mode Rejection Ratio	40	60		dB	V <sub>IN</sub> = 100mVp-p at 5 MHz. Av = Max.
PSRR	Power Supply Rejection Ratio	30	40		dB	$\Delta V_{CC}$ or $\Delta V_{DD} = 100 \text{mV}$
Vout	Output Voltage Swing	3.0	6		Vp-p	Vp-p at 5 MHz. Av = Max R <sub>L</sub> ≥600Ω Differential.
	'		1			V <sub>AGC</sub> = 5.5V
lout	Output Current Swing	13.2	14		mA	
Ro	Output Resistance			32	Ω	
c <sub>o</sub>	Output Capacitance		Í	15	pF	
V <sub>DIN</sub>	V(DIN+) - V(DIN-) Voltage Swing	370	480	560	mVpp/	V <sub>IN</sub> From 30mVp-p to 550mVp-p
VAGC	-vs-V <sub>AGC</sub>				V	V(DIN+) -V(DIN-) From 500Vp-p
AGC	, AGC		-		1	to 1.5Vp-p
ΔVDIN	V(DIN+) - V(DIN-) Change		1	8	%	VAGC = constant. V <sub>CC</sub> 110%,
VAGC						V <sub>DD</sub> ±10%. T <sub>A</sub> From 0°C to 70°C.
IAGC	AGC Fast Charge Current	1.3	1.6	2.0	mA	V(DIN+) - V(DIN-) = 1.6V
IAGC	AGC Slow Charge Current	140	180	220	μA	V(DIN+) - V(DIN-) = 1.6V. VAGC
	Fast to Slow Attack		1.25		-	V <sub>DIN</sub> (initial)
	Switching Point			1		V <sub>DIN</sub> (Final)
	AGC Capacitor Discharge					
	Current		4.5		μА	Operate (HOLD="High")V <sub>DIN</sub> =0
		-200	-	200	n <b>A</b>	Hold (HOLD="Low")VDIN=0
t <sub>A</sub>	AGC Attack Time	1	4		μs	Note 1.
t <sub>D</sub>	AGC Decay Tvm		50	1	μs	Note 2.
-0					<u> </u>	

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	CONDITIONS
WINDOW 1	THRESHOLD COMPARATOR					
R <sub>IN</sub>	Differential Input Resistance	5		11	ΚΩ	
Cin	Differential Input Caparitance			6	рF	
Z <sub>N</sub>	Common Mode Input Impedance		2		ΚΩ	$V_{HYS} = 0V$ . R(DIN+ to DIN-) $\leq$ 1.5K $\Omega$
vos	Threshold Comparator Offset Voltage	-10		10	M	
-03	Peak Window Threshold Voltage	0.16	0.22	0.25	V/v	V <sub>DIN</sub> Referred. V <sub>HYS</sub> From 1V to 3V.
	-vs-V <sub>HVS</sub>	1 55		0.2.0	1 "	DIN COLOR OF THYS
Hys	HYS Pin Input Current	-20		0	uA.	V <sub>HYS</sub> From 1V to 3V.
	·	1.5	2.0	2.5	V/Vp-p	V <sub>DIN</sub> From0.6V to 1.3Vp-p 10KΩ
V <sub>LEVEL</sub>	V <sub>LEVEL</sub> -VS- V <sub>DIN</sub>		2.0	2.5		Load to Ground
LEVEL	LEVEL Maximum Output Current	3.0			m <b>A</b>	
Ro(LEVEL)	LEVEL Output Resistance		180		Ω	I <sub>LEVEL</sub> = 500mA
V <sub>OLD</sub>	Test Point D Output Low Voltage	V <sub>DD</sub>		$V_{DD}$	V	KOL ≤500mA
		-4		-2.8		
V <sub>OHD</sub>	Test Point D Output High Voltage	V <sub>DO</sub>	<u> </u>	$V_{DD}$	\ V	ll <sub>OH</sub> l≤ 500mA
		-2.5		-1.8		
DIFFEREN	TIATOR					
R <sub>IN</sub>	Differential Input Resistance	5.8		11	ΚΩ	V <sub>CIN</sub>   = 100mVp-p at 2.5 MHz
CIN	Differential Input Capacitance			6	pF	V <sub>CIN</sub> = 100mVp-p at 2.5 MHz
A <sub>VD</sub>	Differentiator Preamp Gain	1.7	1.8	2.2	V/V	$V_{DIF}/V_{CIN}$ : $R_{DIF} = 2k\Omega$
Z <sub>N</sub>	Common Mode Input Impedance		2		ΚΩ	
vos	Differentiator Offset Voltage	-10		10	mV .	Capacitive Differentiator Network
<u>6</u>	Differentiator Drive Current	11.3			mA	
ν <sub>οι</sub> .	Test Point "C" Output Low Voltage	1	V <sub>DD</sub> -3.0		v	ll <sub>OL</sub> l≤500mA
Voc	Test Point "C" Output		400		mVp-p	IoJ, IoH≤ 500mA
6	Test Point "C" Pulse Width		30		ns	II <sub>OH</sub> ≤ 500mA
					1.~	POHILL
CONTROL	IMING		<del></del>			
T <sub>W-R</sub>	Write to Read Transition Time	12	2	3.0	μs	Transition to High R <sub>IN</sub> .
T <sub>R-W</sub>	Read to Write Transition Time		0.25	1.0	μs	
TRH	Read to Hold Transition Time			1.0	μs	
DYNAMIC	DATA CHARACTERISTICS	<b>!</b>	[]			
	Additional Test Conditions:					
	V <sub>CIN</sub> , V <sub>DIN</sub> =1.0Vp.p2.5MHz Sine Wave,\	/ <sub>HYS</sub> =1.8V,C <sub>r</sub>	=65pF, Rn=	=100Ω,C <sub>n</sub>	w=60pF,	
	RD is loaded with 4KΩ to +V <sub>cc</sub> & 10		_			nd Figure 4
T <sub>D1</sub>	D Flip-Flop Set Up Time	0			ns	Delay from V <sub>DIN</sub> Passing threshold
_	Proposition Policy		65	110		to V <sub>DIF</sub> Peaking
T <sub>D3</sub>	Propagation Delay	- 1	65	110	ns	Delay from V <sub>DIN</sub> = V <sub>CIN</sub> Peaking
l l		- 1	i		1	to RD out.
PP	Pulse Pairing			1	ns	XR-541-1 (Note 3)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	CONDITIONS
T <sub>PW</sub>	Output Data Pulse Width Accuracy	-15		15	%	Error from T <sub>PW</sub> = 0.67 C <sub>PW</sub> : C <sub>PW</sub> from 50pF to 200pF
т,	Output Rise Time		7	14	ns	To V <sub>OH</sub> = 2.4V
T,	Output Fall Time		6	18	ns	To V <sub>OL</sub> = 0.4V

Time from Write to Read transition to VOUT reaching 110% of final value using 400mV<sub>p-p</sub> 2.5 MHz NOTE 1:

sine wave.

(See Figure 1A, Figure 1B.)


Time from Vin dropping from 300mV<sub>p-p</sub> to 150mV<sub>p-p</sub> to V<sub>OUT</sub> recovering within 90% of final value NOTE 2:

using 2.5MHz sine wave.

(See figure 1C, Figure 1D.) NOTE 3:

<u>Tpp1 - Tpp2</u> Tpp1 + Tpp2 Pulse Pairing as defined as:

as shown in Figure 3.



13	T <sub>PW</sub>	One Shot Timing Select. Output pulse time is set using a capacitor to +VCC.
15	V <sub>CC</sub>	+5V Supply.
16	RD	Read Data Output. Active low digital output.
18	T.P.D.	Test Point for monitoring "Data" path.
19	DGND	Digital Ground.
20	ВҮР	AGC Control Pin. A capacitor to ground sets AGC time constants.
21	AGND	Analog Ground.
22,23	+0UT,-0U	AGC Amplifier Output.
24,27	- D <sub>IN</sub> , +D <sub>IN</sub>	"Data" path Input.
26,28	-C <sub>IN</sub> , +C <sub>IN</sub>	"Clock" path Input.

#### **CIRCUIT OPERATION**

#### Standby/Write Mode

During Data Write operations (R/W low), the XR-541 AGC input impedance is lowered to reduce the time constant caused by the input coupling capacitors, which limits the speed of Write to Read recovery. The AGC is reset to maximum gain, and the digital circuitry is disabled.

#### **Read Mode**

#### **AGC**

The analog head signal is A.C. coupled from the head preamplifier to the AGC inputs. The signal is amplified and output through low impedance drivers. Nominal peak output voltage is user-determinable by applying a voltage to the AGC Pin, according to the relationship:

Where  $V_{AGCOUT}$  is the peak to peak pre-amplifier output voltage and  $V_{AGC}$  is theDC control voltage on the AGC pin.

For most applications, a peak to peak output voltage of 2 volts is ideal.

AGC gain is held constant between pulses by the capacitor on the BYP Pin. Two rates of current charge this capacitor depending on the relative amplitude. A high level, 1.8mA, provides rapid attack characteristics needed for fast Write to Read recovery time. A low level, 180µA, allows slower gain tracking adjustment and reduces third order harmonic generation.

Preamplifier output is passed through a multiple order Bessel lowpass filter and applied to the Clock and Data inputs. For some applications, different delays are required for the Clock and Data inputs. For this reason, the XR-541 separates these inputs; many applications do not need separate timing and Clock Inputs and Data Inputs are directly connected. Internal path delays are carefully matched.

### Hold

In the "Hold" mode, (Hold = low) no current charges  $C_{BYP}$  The constant voltage on  $C_{BYP}$  keeps the amplifier gain constant at the present valve. This feature is intended to facilitate embedded servo applications, where fixed gain is essential for amplitude comparison used in head positioning.

# Data Path

Amplified signal output from the filter is applied to the  $+D_{IN}/-D_{IN}$  terminals to allow amplitude qualification of the signal and AGC loop closure. When this input amplitude exceeds the hysteresis threshold, the D flip-flop data inputs are toggled.

These inputs will not change state again until the signal changes direction and crosses the hysteresis threshold on the opposite side of 'zero'. See figures 2a, 2d. Hysteresis comparator output is buffered and appears at T.P.D. for testing or evaluation purposes.

#### Clock Path


Amplified signal output from the filter is applied to the  $+C_{IN}/-C_{IN}$  terminals to determine precise data peak timing. The clock path consists of a differentiator, a zero crossing comparator, and a one-shot timer.

The differentiator phase shifts the incoming waveform, converting data peaks into zero crossings. A capacitor, C<sub>D</sub>- typically 20pF to 150pF, determines the amount of

phase shift. Although a phase shift of 90° across all input frequencies would be ideal, this implies an infinte bandwidth. Noise considerations usually dictate adding a resistor, and occasionally an inductor, to limit the differentiator noise bandwidth. With a series RLC network, the differentiator transfer function becomes:

$$A_V = \frac{-2000 \text{ Cs}}{\text{LCs}^2 + (R + R_1) \text{ Cs} + 1}$$

where s=jw and  $R_1=92\Omega$  (internal impedance of the differentiator).



- (A). AGC Amplifier Output (also  $V_{CIN} \& V_{DIN}$ ) showing ±window comparator thresholds.
- (B). Differentiator Circuit waveform (V<sub>CD</sub>).
- (C). Test Point "C" Output. Flip-flop clock input.
- (D). Test Point "D" Output. Flip-flop D input.
- (E). RD Output.

Differentiator output is applied to a zero crossing comparator. This comparator fires a bi-directionally triggered one-shot timer whose output is used as the clock of the D flip-flop. Buffered one-shot output appears at T.P.C. for alignment purposes.

#### **Data Output**

After the signal is time and amplitude qualified, the D flip-flop toggles. This fires a one shot timer which outputs constant width active low digital data pulse, RD. The period of this pulse is programmed by a capacitor, Cpw, from pin Tpw to +Vcc and is proportioned to this capacitor by the formula:

$$Tpw = 0.67 Cpw$$

Where Tpw is in ns and Cpw is in pF. Recommended Cpw values range from 50pF to 200 pf.

The active low RD output has a fan out of 1 TTL gate.




Figure 3. Pulse Pairing Definition




Figure 4. XR-541 Application Circuit

