

Hard Disk Pulse Detector

GENERAL DESCRIPTION

The XR-541 is a disk drive Pulse detector designed for use with RLL and MFM coding schemes. Signals from the read/write preamplifier are qualified by an amplitude verifying gating threshold before constant width pulses are output.

The XR-541 is available in 24 Pin Plastic DIP, JEDEC S.O., and 28 Pin PLCC packages. It employs +5V and +12V supplies.

FEATURES

- RLL and MFM Decoding
- High Performance AGC Preamplifier
- Adjustable Detection Threshold
- Wide Dynamic Range
- Compatible with Embedded Servo
- Separate Analog and Digital Grounds
- TTL Level Output and Control
- Replaces SS1541 Read Data Processor


APPLICATIONS

- Winchester Disk Drives
- Removable Cartridge Disk Drives

ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage	
V_{CC}	6.5V
V_{DD}	14.0V
Storage Temperature	-65°C to 150°C
Operating Junction Temperature	150°C
Power Dissipation	
24 Pin Plastic DIP	1W
Derate Above 25°C	8mW/°C
24 Pin JEDEC SO	1W
Derate Above 25°C	8mW/°C
28 Pin PLCC	1W
Derate Above 25°C	8mW/°C
TTL Input Voltage	-0.3V to 5.5V
Differential Input Signal	+/-3.3V

PIN ASSIGNMENT



ORDERING INFORMATION

Part Number	Package	Operating Temperature
XR-541-1CP	24 Pin DIP/1ns	0°C to 70°C
XR-541-1CJ	28 Pin PLCC/1ns	0°C to 70°C
XR-541-1D	24 Pin S.O./1ns	0°C to 70°C
XR-541-3CP	24 Pin DIP/3ns	0°C to 70°C
XR-541-3CJ	28 Pin PLCC/3ns	0°C to 70°C
XR-541-3D	24 Pin S.O./3ns	0°C to 70°C

SYSTEM DESCRIPTION

Signal from the disk head preamplifier are A.C. coupled into the XR-541. A low pass filter may be employed here to reduce system bandwidth and noise. The input amplifier is AGC controlled, allowing reliable operation with signal levels ranging from 20 mV to 660 mV p-p. A low pass filter removes unwanted components as the signal enters the differentiator and level detection threshold circuitry. Only when the signal rises above this user adjustable threshold is the output one-shot timer enabled.

Detection threshold is set by the voltage on the HYS Pin. Test points are provided for alignment of the delays from the clock input and the gating flip-flop. Dual grounds reduce coupling between the digital sections and the low level signal inputs.

DC ELECTRICAL CHARACTERISTICS

Test Conditions: $T_A = 25^\circ$, $V_{CC} = 5V$, $V_{DD} = 12V$, $R/\bar{W} = \text{High} (>2.0V)$. Unless otherwise specified.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	CONDITIONS
I _{CC}	Supply Current		4	14	mA	V _{CC} = 5.5V
I _{DD}	Supply Current		50	70	mA	V _{DD} = 13.2V
P _D	Power Dissipation		600	730	mW	
DIGITAL SIGNALS						
V _{IL}	Input "Low" Voltage			0.8	V	V _{IL} = 0.4V V _{IH} = 2.4V I _{OL} = 4mA I _{OH} = -0.4mA RD Output RD Output
V _{IH}	Input "High" Voltage	2.0			V	
I _{IL}	Input "Low" Current	-0.4			mA	
I _{IH}	Input "High" Current			100	μA	
V _{OL}	Output "Low" Voltage			0.4	V	
V _{OH}	Output "High" Voltage	2.4			V	
AGC AMPLIFIER						
A _{Vmin}	Minimum Gain		0.1	4	V/V	Differential V _{OUT} from 1.0V to 2.5Vp-p
A _{Vmax}	Maximum Gain	83	250		V/V	
R _{IN}	Differential Input Resistance		5		KΩ	R/W ≥ 2.4V Both Sides R/W ≤ 0.8V Both Sides A _v = maximum: -3dB point V _{IN} = 100mVp-p at 5 MHz. A _v = Max. ΔV _{CC} or ΔV _{DD} = 100mV Vp-p at 5 MHz. A _v = Max R _L ≥ 600Ω Differential. V _{AGC} = 5.5V V _{IN} From 30mVp-p to 550mVp-p V(DIN+) - V(DIN-) From 500Vp-p to 1.5Vp-p V _{AGC} = constant. V _{CC} 110%, V _{DD} ± 10%. T _A From 0°C to 70°C. V(DIN+) - V(DIN-) = 1.6V V(DIN+) - V(DIN-) = 1.6V. V _{AGC} V _{DIN} (initial) V _{DIN} (Final) Operate (HOLD="High") V _{DIN} =0 Hold (HOLD="Low") V _{DIN} =0 Note 1. Note 2.
C _{IN}	Differential Input Capacitance		1.8		KΩ	
Z _{IN}	Common Mode Input Impedance		250	500	Ω	
e _{ni}	Input Noise Voltage			30	nV/√Hz	
BW	Preamplifier Bandwidth	30	60		MHz	
CMRR	Common Mode Rejection Ratio	40	60		dB	
PSRR	Power Supply Rejection Ratio	30	40		dB	
V _{out}	Output Voltage Swing	3.0	6		Vp-p	
I _{out}	Output Current Swing	13.2	14		mA	
R _O	Output Resistance			32	Ω	
C _O	Output Capacitance			15	pF	
V _{DIN}	V(DIN+) - V(DIN-) Voltage Swing	370	480	560	mVpp/	
V _{AGC}	-vs-V _{AGC}				V	
ΔV _{DIN}	V(DIN+) - V(DIN-) Change		1	8	%	
V _{AGC}						
I _{AGC}	AGC Fast Charge Current	1.3	1.6	2.0	mA	
I _{AGC}	AGC Slow Charge Current	140	180	220	μA	
	Fast to Slow Attack		1.25		—	
	Switching Point					
	AGC Capacitor Discharge Current		4.5		μA	
		-200	-	200	nA	
t _A	AGC Attack Time		4		μs	
t _D	AGC Decay Tvm		50		μs	

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	CONDITIONS
WINDOW THRESHOLD COMPARATOR						
R _{IN}	Differential Input Resistance	5		11	KΩ	V _{HYS} = 0V. R(DIN+ to DIN-) ≤ 1.5KΩ
C _{IN}	Differential Input Capacitance			6	pF	
Z _{IN}	Common Mode Input Impedance		2		KΩ	V _{DIN} Referred. V _{HYS} From 1V to 3V.
V _{OS}	Threshold Comparator Offset Voltage	-10		10	mV	
	Peak Window Threshold Voltage	0.16	0.22	0.25	V/V	V _{HYS} From 1V to 3V. V _{DIN} From 0.6V to 1.3Vp-p 10KΩ Load to Ground
	-vs-V _{HYS}					
I _{HYS}	HYS Pin Input Current	-20		0	μA	V _{HYS} From 1V to 3V. V _{DIN} From 0.6V to 1.3Vp-p 10KΩ Load to Ground
V _{LEVEL}	V _{LEVEL} -vs- V _{DIN}	1.5	2.0	2.5	V/Vp-p	
I _{LEVEL}	LEVEL Maximum Output Current	3.0			mA	I _{LEVEL} = 500mA I _{OL} ≤ 500mA
R _{O(LEVEL)}	LEVEL Output Resistance		180		Ω	
V _{OLD}	Test Point D Output Low Voltage	V _{DD}		V _{DD}	V	I _{OL} ≤ 500mA
		-4		-2.8		
V _{OHD}	Test Point D Output High Voltage	V _{DD}		V _{DD}	V	I _{OH} ≤ 500mA
		-2.5		-1.8		
DIFFERENTIATOR						
R _{IN}	Differential Input Resistance	5.8		11	KΩ	V _{CIN} = 100mVp-p at 2.5 MHz V _{CIN} = 100mVp-p at 2.5 MHz V _{DIF} /V _{CIN} : R _{DIF} = 2kΩ
C _{IN}	Differential Input Capacitance			6	pF	
A _{VD}	Differentiator Preamp Gain	1.7	1.8	2.2	V/V	Capacitive Differentiator Network
Z _{IN}	Common Mode Input Impedance		2		KΩ	
V _{OS}	Differentiator Offset Voltage	-10		10	mV	I _{OL} ≤ 500mA I _{OL} , I _{OH} ≤ 500mA I _{OH} ≤ 500mA
I _b	Differentiator Drive Current	11.3			mA	
V _{OLc}	Test Point "C" Output Low Voltage		V _{DD} -3.0		V	
V _{OC}	Test Point "C" Output		400		mVp-p	
t _c	Test Point "C" Pulse Width		30		ns	
CONTROL TIMING						
T _{W-R}	Write to Read Transition Time	1.2	2	3.0	μs	Transition to High R _{IN} .
T _{R-W}	Read to Write Transition Time		0.25	1.0	μs	
T _{R-H}	Read to Hold Transition Time			1.0	μs	
DYNAMIC DATA CHARACTERISTICS						
Additional Test Conditions: V _{CIN} , V _{DIN} = 1.0Vp-p 2.5MHz Sine Wave, V _{HYS} = 1.8V, C _D = 65pF, R _D = 100Ω, C _{pw} = 60pF, RD is loaded with 4KΩ to +V _{cc} & 10pF to GND. Refer to Figure 2, Figure 3 and Figure 4						
T _{D1}	D Flip-Flop Set Up Time	0			ns	Delay from V _{DIN} Passing threshold to V _{DIF} Peaking
T _{D3}	Propagation Delay		65	110	ns	Delay from V _{DIN} = V _{CIN} Peaking to RD out.
PP	Pulse Pairing			1	ns	XR-541-1 (Note 3)
				3	ns	XR-541-3 (Note 3)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	CONDITIONS
T_{PW}	Output Data Pulse Width Accuracy	-15		15	%	Error from $T_{PW} = 0.67 C_{PW}$: C_{PW} from 50pF to 200pF
T_r	Output Rise Time		7	14	ns	To $V_{OH} = 2.4V$
T_f	Output Fall Time		6	18	ns	To $V_{OL} = 0.4V$

NOTE 1: Time from Write to Read transition to V_{OUT} reaching 110% of final value using 400mV_{p-p} 2.5 MHz sine wave.
(See Figure 1A, Figure 1B.)

NOTE 2: Time from Vin dropping from 300mV_{p-p} to 150mV_{p-p} to V_{OUT} recovering within 90% of final value using 2.5MHz sine wave.
(See figure 1C, Figure 1D.)

NOTE 3: Pulse Pairing as defined as: $\frac{1}{2} \left[\frac{T_{pp1} - T_{pp2}}{T_{pp1} + T_{pp2}} \right]$
as shown in Figure 3.

Circuit is as shown in Figure 4. $V_{CIN} = V_{DIN} = 1V_{p-p}$ 2.5 MHz sine wave.




Figure 1. XR-541 AGC Characteristics

- (A) R/W Control Input
(B) AGC Attack Time
(C) Stepped Input Test Signal
(D) AGC Decay Time

XR-541 Pin Description (28 Pin PLCC)

Pin	Symbol	Description
1,2	$-C_D, +C_D$	Differentiator Network Terminals.
3	HYS	Window Gating Hysteresis. Window gating comparator level is adjusted by this pin.
5	Level	AGC Amplifier Level Output. Rectified Analog signal is output for closing the AGC loop.
6	AGC	AGC Charge Current Input. Determines if AGC bypass capacitor is charging at the fast rate, slow rate, or is discharging.
7,8	+IN, -IN	AGC Preamplifier Input. Signal input from external read preamplifier.
9	HOLD	AGC Gain Hold. When low, AGC Amplifier Gain is held constant.
10	V_{DD}	+12V Supply.
11	T.P.C.	Test Point for monitoring "Clock" path.
12	R/W	Read/Write Control. A TTL low places the device in standby mode.

13	T _{PW}	One Shot Timing Select. Output pulse time is set using a capacitor to +VCC.
15	V _{CC}	+5V Supply.
16	RD	Read Data Output. Active low digital output.
18	T.P.D.	Test Point for monitoring "Data" path.
19	DGND	Digital Ground.
20	BYP	AGC Control Pin. A capacitor to ground sets AGC time constants.
21	AGND	Analog Ground.
22,23	+OUT, -OUT	AGC Amplifier Output.
24,27	- D _{IN} , +D _{IN}	"Data" path Input.
26,28	-C _{IN} , +C _{IN}	"Clock" path Input.

CIRCUIT OPERATION

Standby/Write Mode

During Data Write operations (R/W low), the XR-541 AGC input impedance is lowered to reduce the time constant caused by the input coupling capacitors, which limits the speed of Write to Read recovery. The AGC is reset to maximum gain, and the digital circuitry is disabled.

Read Mode

AGC

The analog head signal is A.C. coupled from the head preamplifier to the AGC inputs. The signal is amplified and output through low impedance drivers. Nominal peak output voltage is user-determinable by applying a voltage to the AGC Pin, according to the relationship:

$$V_{AGCOUT} (P-P) = 0.48 V_{AGC}$$

Where V_{AGCOUT} is the peak to peak pre-amplifier output voltage and V_{AGC} is the DC control voltage on the AGC pin.

For most applications, a peak to peak output voltage of 2 volts is ideal.

AGC gain is held constant between pulses by the capacitor on the BYP Pin. Two rates of current charge this capacitor depending on the relative amplitude. A high level, 1.8mA, provides rapid attack characteristics needed for fast Write to Read recovery time. A low level, 180μA, allows slower gain tracking adjustment and reduces third order harmonic generation.

Preamplifier output is passed through a multiple order Bessel lowpass filter and applied to the Clock and Data inputs. For some applications, different delays are required for the Clock and Data inputs. For this reason, the XR-541 separates these inputs; many applications do not need separate timing and Clock Inputs and Data Inputs are directly connected. Internal path delays are carefully matched.

Hold

In the "Hold" mode, (Hold = low) no current charges C_{BYP}. The constant voltage on C_{BYP} keeps the amplifier gain constant at the present value. This feature is intended to facilitate embedded servo applications, where fixed gain is essential for amplitude comparison used in head positioning.

Data Path

Amplified signal output from the filter is applied to the +D_{IN}/-D_{IN} terminals to allow amplitude qualification of the signal and AGC loop closure. When this input amplitude exceeds the hysteresis threshold, the D flip-flop data inputs are toggled.

These inputs will not change state again until the signal changes direction and crosses the hysteresis threshold on the opposite side of 'zero'. See figures 2a, 2d. Hysteresis comparator output is buffered and appears at T.P.D. for testing or evaluation purposes.

Clock Path

Amplified signal output from the filter is applied to the +C_{IN}/-C_{IN} terminals to determine precise data peak timing. The clock path consists of a differentiator, a zero crossing comparator, and a one-shot timer.

The differentiator phase shifts the incoming waveform, converting data peaks into zero crossings. A capacitor, C_D, typically 20pF to 150pF, determines the amount of

XR-541

phase shift. Although a phase shift of 90° across all input frequencies would be ideal, this implies an infinite bandwidth. Noise considerations usually dictate adding a resistor, and occasionally an inductor, to limit the differentiator noise bandwidth. With a series RLC network, the differentiator transfer function becomes:

$$A_v = \frac{-2000 Cs}{LCs^2 + (R + R_1) Cs + 1}$$

where $s = j\omega$ and $R_1 = 92\Omega$ (internal impedance of the differentiator).




Figure 2. XR-541 Timing Diagram

- (A). AGC Amplifier Output (also V_{CIN} & V_{DIN}) showing \pm window comparator thresholds.
- (B). Differentiator Circuit waveform (V_{CD}).
- (C). Test Point "C" Output. Flip-flop clock input.
- (D). Test Point "D" Output. Flip-flop D input.
- (E). RD Output.

Differentiator output is applied to a zero crossing comparator. This comparator fires a bi-directionally triggered one-shot timer whose output is used as the clock of the D flip-flop. Buffered one-shot output appears at T.P.C. for alignment purposes.

Data Output

After the signal is time and amplitude qualified, the D flip-flop toggles. This fires a one shot timer which outputs constant width active low digital data pulse, \overline{RD} . The period of this pulse is programmed by a capacitor, C_{pw} , from pin T_{pw} to $+V_{CC}$ and is proportioned to this capacitor by the formula:

$$T_{pw} = 0.67 C_{pw}$$

Where T_{pw} is in ns and C_{pw} is in pF. Recommended C_{pw} values range from 50pF to 200 pF.

The active low \overline{RD} output has a fan out of 1 TTL gate.




Figure 3. Pulse Pairing Definition



XR-541

