

MH51208ATN-70L,-85L,-10L,-12L/ MH51208ATN-70H,-85H,-10H,-12H

4194304-BIT(524288-WORD BY 8-BIT)CMOS STATIC RAM

DESCRIPTION

The MH51208ATN is a 4194304-bits CMOS static RAM module organized as 524288-words by 8-bits. It consists of four industry standard 1M×8 static RAMs.

The stand-by current is low enough for a battery backup application. It is mounted a flat package on a 64-pin single in line package.

FEATURES


Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
MH51208ATN-70L MH51208ATN-85L MH51208ATN-10L MH51208ATN-12L	70ns 85ns 100ns 120ns	79mA	200 μ A V _{cc} = 3.0V
MH51208ATN-70H MH51208ATN-85H MH51208ATN-10H MH51208ATN-12H	70ns 85ns 100ns 120ns		40 μ A V _{cc} = 3.0V

- 64pins single in-line package
- Single +5V power supply
- No clocks, No refresh
- Data-hold on +2V power supply
- Directly TTL compatible: all inputs and outputs
- Thress-state outputs : OR-tie capability
- Simple memory expansion by \bar{S}
- \bar{OE} prevents data contention in the I/O bus
- Common data I/O
- Gold plating contact

APPLICATION

Small capacity memory units

PIN CONFIGURATION(TOP VIEW) (Both side)



Outline 64N9G

NC : NO CONNECTION

MH51208ATN

4194304-BIT
(524288-WORD BY 8-BIT)CMOS STATIC RAM

FUNCTION

The operation mode of the MH51208ATN is determined by a combination of the device control inputs \bar{S} , \bar{W} and \bar{OE} . Each mode is summarized in the function table.


A write cycle is executed whenever the low level \bar{W} overlaps with the low level \bar{S} . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \bar{W} , \bar{S} , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable \bar{OE} directly controls the output stage. Setting the \bar{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \bar{W} at a high level and \bar{OE} at a low level while \bar{S} are in an active state.

When setting \bar{S} at a high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is a high-impedance state, allowing OR-tie with other chips and memory expansion by \bar{S} . The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

\bar{S}	\bar{W}	\bar{OE}	Mode	DQ	I_{CC}
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Write	DIN	Active
L	H	L	Read	DOU	Active
L	H	H		High-impedance	Active



MH51208ATN

**4194304-BIT
(524288-WORD BY 8-BIT)CMOS STATIC RAM**

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to GND	- 0.3~7	V
V _I	Input voltage		- 0.3*~V _{CC} + 0.3	V
V _O	Output voltage		0~V _{CC}	V
P _d	Power dissipation	T _a = 25°C	700	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		- 40~125	°C

* - 3.0V incase of AC (Pulse width ≤ 50ns)

DC ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High input voltage		2.2		V _{CC} +0.3	V
V _{IL}	Low input voltage		- 0.3*		0.8	V
V _{OH}	High output voltage	I _{OH} = - 1mA	2.4			V
V _{OL}	Low output voltage	I _{OL} = 2mA			0.4	V
I _I	Input current	V _I = 0~V _{CC}			± 4	μA
I _O	Output current	$\bar{S} = V_{IH}$ or $\bar{OE} = V_{IH}$, V _{I/O} = 0~V _{CC}			± 4	μA
I _{CC1}	Active supply current (AC. MOS level)	$\bar{S} \leq 0.2V$, output open other input $\leq 0.2V$ or $\geq V_{CC} - 0.2V$ Min, cycle		47	79	mA
I _{CC2}	Active supply current (AC. TTL level)	$\bar{S} = V_{IL}$, output open other input = V _{IL} or V _{IH} Min, cycle		49	79	mA
I _{CC3}	Stand-by supply current	$\bar{S} \geq V_{CC} - 0.2V$, Other inputs = 0~V _{CC}	-L		400	μA
			-H	4.0	80	
I _{CC4}	Stand-by supply current	$\bar{S} = V_{IH}$, Other inputs = 0~V _{CC}			12	mA
C _{I(A)}	Input capacitance, Address input	f = 1MHz			45	pF
C _{I(W)}	Input capacitance, Write control input	V _I = GND			45	pF
C _{I(OE)}	Input capacitance, \bar{OE} input	V _I = 25mVrms			45	pF
C _{I(S)}	Input capacitance, Chip select input	V _O = GND			20	pF
C _{I(DQ)}	Input output capacitance, DQ	V _O = 25mVrms			55	pF

Note 1: Direction for current flowing into an IC is positive (no mark)
2: Typical value is V_{CC} = 5V, T_a = 25°C

AC ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse level.....V_{IH} = 2.4V, V_{IL} = 0.6V

Input rise and fall time5ns

Reference level.....V_{OH} = V_{OL} = 1.5V

Transition is measured ± 500mV from steady state voltage.(for t_{en}, t_{ds})

Output loads.....Fig.1, C_L = 100pF (-85L, -10L, -12L, -85H, -10H, -12H)

C_L = 30pF (-70L, -70H)

C_L = 5pF (for t_{en}, t_{ds})




Fig. 1 Output load

MH51208ATN

**4194304-BIT
(524288-WORD BY 8-BIT)CMOS STATIC RAM**

(2) READ CYCLE


Symbol	Parameter	Limits								Unit
		MH51208ATN-70		MH51208ATN-85		MH51208ATN-10		MH51208ATN-12		
		Min	Max	Min	Max	Min	Max	Min	Max	
tCR	Read cycle time	70		85		100		120		ns
t _a (A)	Address access time		70		85		100		120	ns
t _a (S)	Chip select access time		70		85		100		120	ns
t _a (OE)	Output enable access time		35		45		50		60	ns
t _{dis} (S)	Output disable time after \bar{S} high		25		30		35		40	ns
t _{dis} (OE)	Output disable time after \bar{OE} high		25		30		35		40	ns
t _{en} (S)	Output enable time after \bar{S} low	10		10		10		10		ns
t _{en} (OE)	Output enable time after \bar{OE} low	5		5		5		5		ns
t _v (A)	Data valid time after address change	10		10		10		10		ns

(3) WRITE CYCLE

Symbol	Parameter	Limits								Unit
		MH51208ATN-70		MH51208ATN-85		MH51208ATN-10		MH51208ATN-12		
		Min	Max	Min	Max	Min	Max	Min	Max	
t _W	Write cycle time	70		85		100		120		ns
t _w (W)	Write pulse width	55		65		75		85		ns
t _{su} (A)	Address set up time	0		0		0		0		ns
t _{su} (A-WH)	Address set up time with respect to \bar{W} high	65		75		85		100		ns
t _{su} (S)	Chip select set up time	65		75		85		100		ns
t _{su} (D)	Data set up time	30		35		40		45		ns
t _h (D)	Data hold time	0		0		0		0		ns
t _{rec} (W)	Write recovery time	0		0		0		0		ns
t _{dis} (W)	Output disable time after \bar{W} low		25		30		35		40	ns
t _{dis} (OE)	Output disable time after \bar{OE} high		25		30		35		40	ns
t _{en} (W)	Output enable time after \bar{W} high	5		5		5		5		ns
t _{en} (OE)	Output enable time after \bar{OE} low	5		5		5		5		ns

(4) TIMING DIAGRAM

Read cycle




\bar{W} = "H" level


MH51208ATN

4194304-BIT
(524288-WORD BY 8-BIT)CMOS STATIC RAM

Write cycle (\bar{W} control)



Write cycle (\bar{S} control)



- Note 3: Hatching indicates the stage is don't care.
- 4: Writing is executed in overlap of \bar{S} and \bar{W} low.
- 5: If \bar{W} goes low simultaneously with or prior to \bar{S} , the output remains in the high impedance state.
- 6: Don't active inverted phase signal externally when DQ pin is in output mode.

MH51208ATN

**4194304-BIT
(524288-WORD BY 8-BIT)CMOS STATIC RAM**

POWER DOWN CHARACTERISTICS (Ta = 0~70°C, unless otherwise noted)

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{CC(PD)}	Power down supply voltage		2			V
V _{I(s)}	Chip select input \bar{S}	$2.2V \leq V_{CC(PD)}$	2.2			V
		$2V \leq V_{CC(PD)} \leq 2.2V$		V _{CC(PD)}		
I _{CC(PD)}	Power down supply current	V _{CC} = 3V, $\bar{S} \geq V_{CC} - 0.2V$ Other inputs = 0~3V	-L		200	μA
			-H		40 (Note 7)	

* When \bar{S} is at 2.2V (V_{IH} min) and supply voltage is at any level between 4.5V and 2.4V, supply current is defined as ICC4.
Note 7: ICC (PD) = 4 μA in case of Ta = 25°C

TIMING REQUIREMENTS (Ta = 0~70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{su(PD)}	Power down setup time		0			ns
t _{rec(PD)}	Power down recovery time		5			ms

POWER DOWN CHARACTERISTICS

\bar{S} control

