



**ABSOLUTE MAXIMUM RATINGS** (see Note 1)

Parameter	Symbol	Value	Unit
Positive supply voltage (see Note 2)	AR	0.7 to 5.5	V
Negative supply voltage (see Note 2)	AVEE, DVEE	-6 to +0.3	V
Upper reference voltage	+VREF, +VREFS	-1.5 to 1.5	V
Lower reference voltage	-VREF, -VREFS		
Midscale reference voltage	1/2 VREF		
Analog input voltage	VIN		
Reference voltage range	+VREF to -VREF	2.2	V
Clock input voltages	CLK, CLKB	V <sub>EE</sub> to 0	V
Maximum difference between negative supplies	DVEE to AVEE	±0.5	V
Digital output current	ID	20	mA
Midscale reference current	I (1/2 VREF)	4	mA
Junction temperature	T <sub>J</sub>	+175	°C
Storage temperature	T <sub>stg</sub>	-65 to +150	°C
Operating temperature range	T <sub>case</sub>	-55 to +125	°C
Lead temperature (soldering 10 s)	T <sub>leads</sub>	+260	°C
Digital input voltages	LSB <sub>INV</sub> , MSB <sub>INV</sub> , OVINH	V <sub>EE</sub> to 0	V
<b>Note 1 :</b> Absolute maximum ratings are limiting values applied individually while other parameters are within specified operating conditions. Long exposure to maximum rating may affect device reliability.			
<b>Note 2 :</b> With respect to AGND = DGND.			

**USER WARNING**

The power supplies must be applied before all the other signals to prevent damage from occurring on the device.

The prevent reliability problem and dynamic performance damage, high speed transition on power supply must be avoided.



## SPECIFICATIONS

## Electrical operating characteristics

 $V_{EE} = DV_{EE} = -5.2\text{ V}$  ;  $AR = 3\text{ V}$  ;  $R_L = 100\ \Omega$  to  $-2\text{ V}$  ;  $T_C = 25^\circ\text{C}$  (unless otherwise specified)

Parameter	T <sub>case</sub>	Test level	Min.	Typ.	Max.	Unit
<b>RESOLUTION</b>			6			Bits
<b>DIGITAL INPUTS AND OUTPUTS</b>				ECL 10K		
Logic compatibility						
Clock inputs						
• Logic «0» voltage	full	IV			-1.5	V
• Logic «1» voltage	full	IV	-1.1			V
Output data						
• Logic «0» voltage (see Note 1)	full	II, D			-1.5	V
• Logic «1» voltage (see Note 2)	full	II, D	-1.1			V
<b>MAXIMUM CLOCK FREQUENCY</b>		III	600	650		MHz
<b>ANALOG INPUT</b>						
Voltage range	full	V		±1		V
Input capacitance		IV		8		pF
Input resistance		V		350		kΩ
Analog bandwidth (see Note 3)		V		550		MHz
<b>REFERENCE INPUT</b>						
Differential reference voltage	full	II, D		2	2.1	V
Reference ladder resistance	full	II, D	90	150	210	Ω
<b>POWER REQUIREMENTS</b>						
Positive supply voltage	full	I, D II	2 2	3 3	5.25 5.25	V V
Positive supply current (AR = 3 V)	full	I, D II		22	29 30	mA mA
Negative supply voltage	full	I, D II	-5.7 -5.7	-5.2 -5.2	-4.7 -4.7	V V
Negative supply current (VEE = -5.2 V)	full	I, D II		270	330 350	mA mA
Nominal power dissipation (see Note 4)		V		1.5		W
Reference ladder dissipation		V		30		mW
<b>THERMAL RESISTANCE</b>						
Junction-to-ambient (see Note 5)		V		33		°CW
Junction-to-case		V		1.2		°CW
<b>ACCURACY</b>						
Integral nonlinearity (see Note 6)	full	I, D II		0.1 0.15	0.25 0.5	LSB LSB
Differential nonlinearity (see Note 6)	full	I, D II		0.15 0.2	0.25 0.5	LSB LSB
Monotonicity and no missing codes	full	IV	Guaranteed over specified temperature range			

**SPECIFICATIONS (Continued)**

**Electrical operating characteristics**

$AV_{EE} = DV_{EE} = -5.2V$  ;  $AR = 3V$  ;  $R_L = 100\Omega$  to  $-2V$  ;  $T_C = 25^\circ C$  (unless otherwise specified)

Parameter	Test level	Min.	Typ.	Max.	Unit
<b>DYNAMIC CHARACTERISTICS</b>					
Signal to noise ratio (SNR)					
$F_S = 600\text{ MHz}$ $F_{in} = 1\text{ MHz}$	III	28.9	33		dB
$F_S = 500\text{ MHz}$ $F_{in} = 10\text{ MHz}$	III	34.9	36.1		dB
$F_S = 400\text{ MHz}$ $F_{in} = 100\text{ MHz}$	III	31.8	34		dB
$F_S = 400\text{ MHz}$ $F_{in} = 196\text{ MHz}$	III	28.2	30		dB
$F_S = 10\text{ MHz}$ $F_{in} = 1.5\text{ MHz}$	D	35.5	37		dB
Total harmonic distortion (THD)					
$F_S = 600\text{ MHz}$ $F_{in} = 1\text{ MHz}$	III	40	48		dB
$F_S = 500\text{ MHz}$ $F_{in} = 10\text{ MHz}$	III	42	44		dB
$F_S = 400\text{ MHz}$ $F_{in} = 100\text{ MHz}$	III	33	36		dB
$F_S = 400\text{ MHz}$ $F_{in} = 196\text{ MHz}$	III	31	36		dB
$F_S = 10\text{ MHz}$ $F_{in} = 1.5\text{ MHz}$	D	40	60		dB
Effective number of bits					
$F_S = 600\text{ MHz}$ $F_{in} = 1\text{ MHz}$	III	4.5	5.2		Bits
$F_S = 500\text{ MHz}$ $F_{in} = 10\text{ MHz}$	III	5.5	5.7		Bits
$F_S = 400\text{ MHz}$ $F_{in} = 100\text{ MHz}$	III	5.0	5.4		Bits
$F_S = 400\text{ MHz}$ $F_{in} = 196\text{ MHz}$	III	4.4	4.7		Bits
$F_S = 10\text{ MHz}$ $F_{in} = 1.5\text{ MHz}$	D	5.6	5.9		Bits
<b>Note 1 :</b> With $I_{OUT} = 2\text{ mA}$ .					
<b>Note 2 :</b> With $I_{OUT} = 12\text{ mA}$ .					
<b>Note 3 :</b> See definition of terms.					
<b>Note 4 :</b> With $AR = 3V$ . $AV_{EE} = DV_{EE} = -5.2V$ .					
<b>Note 5 :</b> $33^\circ C/W$ on glass epoxy board. $18^\circ C/W$ on ceramic board.					
<b>Note 6 :</b> Histogram based on sampling of $1.5\text{ MHz}$ sinusoidal analog signal with and encode rate of $10\text{ MHz}$ .					

EXPLANATION OF TEST LEVELS	
<b>Test level</b>	
<b>I</b>	100 % production tested.
<b>II</b>	100 % production tested at $+25^\circ C$ , and sample tested at specified temperatures.
<b>III</b>	Sample tested only.
<b>IV</b>	Parameter is guaranteed by design and characterization testing.
<b>V</b>	Parameter is a typical value only.
<b>D</b>	100 % probe tested on wafer at $T_{amb} = +25^\circ C$ .

TIMING DIAGRAM




Figure 1

SWITCHING PERFORMANCES (see Notes 1 and 2)

Parameter	Symbol	Typ.	Unit
Minimum clock pulse width (high)	TC1	0.7	ns
Minimum clock pulse width (low)	TC2	0.8	ns
Aperture delay	TA	0.3	ns
Aperture uncertainty (see Note 3)		3	ps
Output delay	TOD	2.7	ns
Data ready output delay	TDR	2.8	ns
Output rise time (see Note 3)		1	ns
Output fall time (see Note 3)		1	ns

**Note 1 :** See definitions of terms.

**Note 2 :**  $AV_{EE} = DV_{EE} = -5.2V$  ;  $AR = 3V$  ;  $+V_{REF} = +1V$  ;  $-V_{REF} = -1V$ .

**Note 3 :** Outputs terminated through  $100\ \Omega$  to  $-2V$ .  $C_{load} < 6\ pF$ . Clock command rise/fall time should be less than 1.5 ns in normal operating mode.

FUNCTIONAL BLOCK DIAGRAM




Figure 2

PIN DESCRIPTION

Pin	Name	Function
17, 18, 52, 53	AGND	Ground connection, analog section
13, 57	AR	Positive supply voltage, (analog return)
19, 20, 50, 51	AVEE	Negative supply voltage, analog section
2, 3	CLK	Non inverted input of clock command (ECL)
67, 68	CLKB	Inverted input of clock command (ECL)
31, 33, 35, 37, 39, 41	D1-D6	Digital data output (ECL)
23, 24, 25, 26, 44, 45, 46, 47, 64	DGND	Ground connection, digital section
21, 22, 48, 49, 65	DVEE	Negative supply voltage, digital section
27	DR	Data ready output signal (ECL)
29	DRB	Complementary data ready output signal (ECL)
6	LSBINV	LSBs invert, (D1 - D5) (see Note 1)
4	MSBINV	MSB invert, (D6) (see Note 2)
43	OvFL	Overflow data output (ECL)
62	OvINH	Overflow inhibit (see Note 3)
1, 28, 30, 32, 34, 36, 38, 40, 42, 66	SC	Shield, allowed to float, or to be externally connected to ground (see Note 4)
7, 8	V <sub>IN</sub>	Analog input, nominally between -1 V and +1 V
15, 16	-VREF	Negative reference voltage
14	-VREFS	Negative reference voltage sense
63	1/2 VREF	Midpoint of reference resistor ladder
54, 55	+VREF	Positive reference voltage
56	+VREFS	Positive reference voltage sense
10, 11, 12, 58, 59, 60, 61	NC	Not connected

2

Seal ring of LCCC 68 package is internally connected to ground. Heat spreader of LCCC 68 is internally connected to V<sub>EE</sub> (device substrate).

- Note 1 :** When tied at V<sub>EE</sub> (or floating), lower order (D1-D5) output bits are inverted. No inversion when grounded.
- Note 2 :** When tied at V<sub>EE</sub> (or floating), MSB is inverted. No inversion when grounded.
- Note 3 :** When connected to ground, the overflow bit is inhibited and the nonreturn-to-zero feature is activated.
- Note 4 :** Ground connection of seal ring and shielding of digital output paths provide improved noise floor.




Figure 3




Figure 4

## THEORY OF OPERATION

The block diagram (see page 6) shows a conventional flash converter structure having one comparator per state. This architecture enables very high speed operation, without external sample and hold.

The analog input signal is fed to all comparators, and is compared to a set of 64 reference levels (6 bits + overflow), derived from a resistor ladder network.

Midpoint tap ( $1/2 V_{REF}$ ) of the reference ladder is provided for linearity adjustment or transfer function modification.

When not used, a decoupling capacitor of 100 nF connected to AGND is recommended to minimize high frequency noise injection.

A set of 64 AND latches following the comparator array indicates the appropriate quantization level of the analog input signal. An encoder stage and master-slave latches provide synchronized output data in binary code.

High speed output ECL buffers using active pulldown current sources, makes it possible to drive high capacitive loads (up to 6 pF) at maximum sampling rate without the need of external buffers.

A Data Ready circuit delivers differential output strobe signals, which tracks internal propagation delay, and facilitate in output data acquisition.

## APPLICATIONS

### User warning

The power supplies must be applied before all the other signals to prevent damage from occurring on the device.

### Functional description

The TS 8376 operates with input analog signals varying between  $\pm V_{REF}$  reference voltages, (Nominally  $+V_{REF} = +1V$ ,  $-V_{REF} = -1V$ ), applied across an internal resistor ladder.

Maximum differential Reference voltage is 2.1 V, so external reference generator circuit must limit the voltage to this value, to avoid permanent damage caused to the TS 8376 by excessive current densities.

The offset errors caused by input  $\pm V_{REF}$  access resistances, can be cancelled using voltage sense lines ( $\pm V_{REFS}$  pins). (Maximum sense current : 500  $\mu$ A).

The typical input capacitance of the TS 8376 is 8 pF, which can be driven directly by most 50  $\Omega$  signal sources.

Differential input ECL clock signals are recommended for the TS 8376, to reduce jitter and this to improve output noise floor.

Fast clock transition times (< 500 ps, 300 ps recommended), are required when digitizing high-frequency input waveforms.

Clocks generators with very low clock period jitter should also be used.

The differential Data Ready (DR, DRB) signals track the internal propagation delay of output data (typically 1.5 ns).

This enables easy external clock generation for output data acquisition over full temperature range.

Internal output ECL buffers were designed for driving heavy capacitive loads (up to 6 pF) at maximum Data rates.

Output Data format can be determined by two control pins :

LSB<sub>INV</sub>, which allows to invert the five least significant bits.

MSB<sub>INV</sub>, which allows the most significant bit to be inverted.

Selection among True/Inverted Binary and True/Inverted Two's Complement output coding, is handled by proper setting of LSB<sub>INV</sub> and MSB<sub>INV</sub> control pins. (See TS 8376 output Truth Table).

The OVINH (Overflow inhibit) control pin handles output RZ (Return to zero), or NRZ (Non Return to Zero) feature in overflow conditions.

When OVINH is connected to  $V_{EE}$  or allowed to float, and  $V_{IN}$  exceeds  $+V_{REFS}$  sense voltage, overflow bit turns to ECL logic 1, and output bits to ECL logic 0.

For Normal operation, (i.e. True Binary, Return to Zero), the LSB<sub>INV</sub> and MSB<sub>INV</sub> control pins are to be connected to Ground and OVINH tied at  $V_{EE}$  (or allowed to float).

### Timing

Output Data change on rising edge of clock signal, (Comparators in latch mode), after  $T_{od}$  (typ = 2.7 ns) output propagation delay. (Pipeline delay is one clock cycle).

Output Data should be latched on rising edge of Data Ready signal (DR), corresponding to falling edge of Clock input command.

### Application board layout and power supplies recommendations

Multilayer printed circuit board is recommended, because it enables compact implementation, and allows easy desing of low impedance continuous Supply and Ground planes.

Digital input/output signal paths length should be matched and kept short, to avoid propagation delay mismatches, increased output bits times skew, and reflections.

So long as propagation delay along the line is shorter than digital signal rise or fall time, the reflection has little effect on the waveform.

However, if long interconnection lengths cannot be avoided, proper design of transmission line impedance with adapted ECL termination loads has to be observed.

It is important that separate supply planes be retained for Analog and Digital V<sub>EE</sub>. Proper Supply decoupling by high resonant frequency chip capacitor near the device, and high quality tantalum capacitor at each power supply incoming, is especially recommended.

It is noticeable that on one side of the device, clock and signal inputs are available, while data outputs flow on the opposite side of the circuit. Supply voltages are to be connected on both medium sides, and can be easily latticed, which improves voltage drop on the lines and decoupling. This pad distribution facilitate the board floor planning.

### Packaging

The circuit is packaged in a 68 LCCC chip carrier, with Copper-Tungsten heat spreader.

The top of the LCCC 68 Package (Heat spreader) is internally connected to V<sub>EE</sub> (Device substrate).

A seal ring is internally connected to ground, which reduces internal coupling and thus improves output noise floor.

Sockets may be used for prototype evaluation, but should be avoided after-wards, because of possible limitations of TS 8376 dynamic performance.

### TRUTH TABLE

Step	Input voltage	OVINH	Binary		Two's complement	
			True	Inverted	True	Inverted
			MSB <sub>INV</sub> (GND) LSB <sub>INV</sub> (GND)	MSB <sub>INV</sub> (V <sub>EE</sub> )* LSB <sub>INV</sub> (V <sub>EE</sub> )*	MSB <sub>INV</sub> (V <sub>EE</sub> )* LSB <sub>INV</sub> (GND)	MSB <sub>INV</sub> (GND) LSB <sub>INV</sub> (V <sub>EE</sub> )*
00	-1.000	x	000 000	111 111	100 000	011 111
01	-0.968	x	000 001	111 110	100 001	011 110
—	—	x	—	—	—	—
—	—	x	—	—	—	—
—	—	x	—	—	—	—
31	-0.031	x	011 111	100 000	111 111	000 000
32	-0.000	x	100 000	011 111	000 000	111 111
33	+0.031	x	100 001	011 110	000 001	111 110
—	—	x	—	—	—	—
—	—	x	—	—	—	—
—	—	x	—	—	—	—
62	+0.938	x	111 110	000 001	011 110	100 001
63	+0.969	x	111 111	000 000	011 111	100 000
> 63	+1.000	«1»	(0) 111 111**	(0) 000 000**	(0) 011 111**	(0) 100 000**
		«0»	(1) 000 000***	(1) 111 111***	(1) 100 000***	(1) 011 111***

\* V<sub>EE</sub> or floating.

\*\* OVINH (overflow inhibit) = GND

\*\*\* OVINH = V<sub>EE</sub> (or floating). (Overflow bit is always zero except where noted in parentheses).








Figure 13 : Number of effective bits versus sampling rate.




Figure 15 : Harmonics versus input frequency (large signal).




Figure 14 : Harmonics versus input frequency (small signal).




Figure 16 : ICC versus temperature.




Figure 17 : IEE versus temperature.




Figure 18 : FFT of TS 8376.

**DEFINITION OF TERMS****Analog bandwidth**

The analog input frequency at which the fundamental component in the reconstructed output has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis).

**Signal to noise ratio (SNR)**

The ratio of RMS signal amplitude to the RMS sum of all other spectral components, including significant harmonics except DC.

**Total harmonic distortion (THD)**

The ratio of the five most significant harmonic components in the spectrum of the quantized representation, to the fundamental spectral component.

**Differential non-linearity (DNL)**

The differential non-linearity for an output code  $i$  is the difference between the measured step size of code  $i$  and the ideal LSB step size. DNL ( $i$ ) is expressed in LSBs. DNL is the maximum value of all  $|DNL(i)|$ . DNL error specification of less than 1 LSB guarantees that there are no missing output codes, and that the transfer function is monotonic.

**Integral non-linearity (INL)**

The integral non-linearity for an output code  $i$  is the difference between the measured input voltage at which the transition occurs and the ideal value of this transition. INL ( $i$ ) is expressed in LSBs, and is the maximum value of all  $|INL(i)|$ .

**Aperture delay (TA)**

The delay between the rising edge of CLK signal and the time at which  $V_{IN}$  is sampled.

**Aperture uncertainty (JITTER)**

The sample to sample variation in aperture delay. The voltage error due to jitter depends on the slew rate of the signal at the sampling point.

**Pipe line delay (TPD)**

The delay of one clock cycle, between two successive rising edges of CLK signal (50 % points).

**Output delay (TOD)**

The delay between the rising edge of CLK (50 % point) and the  $-1.3$  V point of a change in output data.

**Data ready output delay (TDR)**


The delay between the 50 % point of the falling edge of CLK and  $-1.3$  V point of the leading edge of the data ready pulse.

2

**OUTLINE DIMENSIONS**


LEADLESS CERAMIC CHIP CARRIER (LCCC) - SUFFIX E

Dimensions in mm




**DIE MECHANICAL INFORMATION : JTS 8376**

- Pad layout : V444
- Pad size :  $0.120 \times 0.120$  mm
- Die size :  $3.300 \times 2.200$  mm
- Die thickness :  $380 \mu\text{m}$
- Metallization : Si (Back side)  
Al-Si-Ti (Front side)
- Passivation : Nitride
- Revision : A
- Qualification lot package : LCCC 68
- Back side potential : AVEE




**ORDERING INFORMATION**

**Packaged device**



2

**Die form**



**Note 1 :** THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES.

**Note 2 :** For availability of the different available versions contact your TCS sale office.