

C466D Issue1 June 1989

Features


- MIL-STD-1750A Instruction Set Architecture
- Full Performance over Military Temperature Range (-55°C to + 125°C)
- Radiation Hard CMOS/SOS Technology
- 16-Bit Bidirectional Address/Data Bus
- 16-Bit Full Function Registered ALU
- 32-Bit Barrel Shifter
- 24 x 16-Bit Dual-Port RAM File
 - 16 User Accessible General Purpose Registers
 - 8 Microcode Accessible Registers
- 4 x 24-Bit Parallel Multiplier
 - 48-Bit Accumulator
 - 16-Bit x 16-Bit Multiply in 4 Machine Cycles
- Instruction Pre-Fetch
- MAS281 Integrated Built-in Self Test
- TTL Compatible System Interface

General Description

The MA17501 Execution Unit is a component of the Marconi Electronic Devices MAS281 chip set. Other chips in the set include the MA17502 Control Unit and the MA17503 Interrupt Unit. Also available is the peripheral MA17504 Memory Management Unit/Block Protection Unit. These chips in conjunction implement the full MIL-STD-1750A Instruction Set.

The MA17501 - consisting of a full function 16-bit ALU, 24 x 16-bit dual-port RAM register file, 32-bit barrel shifter, 4 x 24-bit parallel multiplier, synchronisation clock generation logic, and microcode decode logic -

Block Diagram



provides all computational, logical, and synchronisation functions for the chip set. Table 1 provides brief signal definitions.

The MA17501 is offered in several package styles including; dual-in-line, flatpack and leadless chip carrier. Full packaging information is given at the end of the document.

The information presented herein is to the best of our knowledge true and accurate. No warranty expressed or implied is made regarding the capacity, performance or suitability of any product. You are strongly urged to ensure that the information given has not been superseded by a more up to date version.

Marconi Circuit Technology Corporation

45 Davids Drive, Hauppauge, New York 11788
(516) 231-7710/FAX: (516) 231-7923

Regional Offices: Central - (317) 463-5255 Western - (714) 894-9313

MA17501

MIL-STD-1750A

Execution Unit

Marconi
Electronic Devices

1.0 System Considerations

The MA17501 Execution Unit (EU) is a component of the Marconi Electronic Devices MAS281 chip set. This chip set implements the full MIL-STD-1750A instruction set architecture. The other chips in the set are the MA17502 Control Unit (CU) and the MA17503 Interrupt Unit (IU). Also available is the peripheral MA17504 Memory Management Unit/Block Protection Unit (MMU(BPU)).

Figure 1 depicts the relationship between the chip set components. The EU provides the arithmetic and logical computation resources for the chip set. The EU also provides program sequencing logic in support of branching and subroutine functions. The IU provides interrupt and fault handling resources, DMA interface control signals, and the three MIL-STD-1750A timers. The EU and IU are each controlled by microcode from the CU. The MMU(BPU) may be configured to provide either 1M-word memory management (MMU) or 1K-word memory block write protection (BPU) functions.




Figure 1. MAS281 Chip Set with optional MA17504 & Support RAMs

Signal	I/O	Definition
AD00 - AD15	I/O	External 16-Bit Address/Data Bus
AS	O/Z	Address Strobe Indicates Address Information on A/D Bus
CLKPC	0	Precharge Clock
CLK02	0	Phase 2 Clock
PAUSE	1	DMA Acknowledge (A/D Bus to be used for DMA)
DS	O/Z	Data Strobe Indicates Data Information on A/D Bus
HLDACK	0	Hold Acknowledge
HOLD	1	Hold Request Suspends Internal Processor Functions
IN/OP	O/Z	Instruction/Operand Indicates Type of Memory Access
INTRE	0	Interrupt Enable
IRDY	1	Interrupt Unit Ready Signal
M/I/O	O/Z	Memory or Input/Output Indicates Transaction on A/D Bus
M00 - M19	1	20-Bit Microcode Bus
OSC	1	External Oscillator Clock
OVI	0	Overflow Indicator
PIF	1	Privileged Instruction Fault
RD/W	O/Z	Read/Write Indicates Data Direction on A/D Bus
RDY	1	Ready Informs CPU of the Conclusion of External Bus Cycle
RESET	1	Reset Indicates Device Initialization
SYNCLK	0	Interrupt Unit's Sync Clock
SYNC	0	System Clock - CPU Sync Clock (External)
SYSCLK1	0	System Clock (Internal)
TEST	1	Test Enable
T1	0	Branch or Jump Control
VDD		Power (External), 5 Volts
GND		Ground

Table 1. Signal Definitions

As shown in Figure 1, the MAS281 is the minimum processor configuration consisting of an Execution Unit, a Control Unit, and an Interrupt Unit. This configuration is capable of accessing a 64K-word address space. Addition of a MMU configured MA17504 allows access to a 1M-word address space. Addition of a BPU configured MA17504 provides hardware support for 1K-word memory block write protection.

The EU, as with all components of the MAS281 chip set, is fabricated with Marconi Electronic Devices CMOS/SOS process technology. Input and output buffers associated with signals external to the MAS281 are TTL compatible.

Detailed descriptions of the EU's companion chips are provided in separate data sheets. Additional discussions on chip set system considerations, interconnection details, and DAIS mix benchmarking analysis are provided in separate applications notes.

2.0 Architecture

The Execution Unit consists of a full function 16-bit ALU, 32-bit barrel shifter, 4 x 24-bit parallel multiplier, 24 x 16-bit dual-port RAM register file, processor status word register, three operand transfer registers, three instruction fetch registers, various interconnect buses, synchronization clock generation logic, and microcode decode logic. Details of these components are depicted in Figure 2 and are discussed below:

2.1 ALU

The ALU is a full function 16-bit arithmetic/logic unit capable of performing arithmetic and logic operations on either one or two 16-bit operands in a single machine cycle. In addition to operand manipulation, the ALU is used to compute memory addresses.

The ALU supports 16-bit fixed-point single-precision, 32-bit fixed-point double-precision, 32-bit floating-point, and 48-bit floating-point extended-precision data in two's complement representation. Double-precision and extended-precision operands are passed through the ALU 16 bits at a time on consecutive machine cycles. Machine flags provide an indication of ALU results and are used to set condition status (CS) bits C, P, Z, and N in the Status Word Register. Condition status bits and the Status Word register are discussed below.

2.2 Barrel Shifter

The Barrel Shifter is a 32-bit input, 16-bit output right shift network. A 32-bit operand may be shifted right arithmetically, logically, or cyclically up to 31 bit positions in a single machine cycle. While not directly accessible or visible to user programs, the Barrel Shifter is utilized by microcode to effect all shift, rotate, and normalize instructions with minimum execution time.

2.3 Parallel Multiplier

The Parallel Multiplier performs a 4-bit multiplier by 24-bit multiplicand multiplication plus accumulation in a single machine cycle. Only four machine cycles are required to complete a 16-bit by 16-bit multiplication. Contained within the multiplier is a 48-bit product accumulation register with the lower 24 bits serving as a source operand register.

On each multiply machine cycle, the lower four bits of the accumulator are multiplied by 24 bits from the two ALU operand source buses (R and S). The lower 24 bits of this 28-bit product are then added to the upper 24 bits of the accumulator and the whole accumulator is shifted right four bits. This right shift makes room for the upper four bits of the product. The four bits shifted out are used in the next multiply iteration.

2.4 Dual-Port Register File

The Register File is a dual port RAM structure containing 24, 16-bit registers. Sixteen of these registers are general purpose and user accessible. These user accessible registers - referred to as R0 through R15 - may be used as accumulators, index registers, base registers temporary operand registers, or stack pointers. The remaining eight registers are only accessible by microcode.

Adjacent registers are concatenated to effectively form 32-bit and 48-bit registers for storage of double-precision and extended-precision operands, respectively. Instructions access these operands by specifying the register containing the most significant part of the operand, and the register set wraps around automatically under microcode control, e.g., R15 concatenates with R0 for 32-bit operands and R15 concatenates with R0 and R1 for 48-bit operands.

2.5 Status Word Register

The Status Word Register (SW) holds the condition status (CS) bits C, P, Z, and N generated by ALU operations. The SW also stores the address state (AS) and processor state (PS) fields. Figure 3 defines the Status Word Register storage format.

The CS bits are stored with each logical, shift, and arithmetic operation performed by the ALU as required by MIL-STD-1750A and remain valid until changed by subsequent operations. The CS bits are interrogated during "jump on condition" and "instruction counter relative" MIL-STD-1750A branch instructions.






Figure 3. Status Word Format

2.5 Operand Transfer Registers

The Address (A), Data Output (DO), and Data Input (DI) registers are referred to as Operand Transfer Registers. These registers serve as storage buffers between internal EU buses and the EU's externally accessible address/data (AD) Bus. The DO register buffers data transferred from the EU to the AD Bus. The A register buffers operand addresses and XIO commands onto the AD Bus. The DI register buffers data transferred from the AD Bus to the EU.

2.6 Instruction Fetch Registers

The Instruction Counter (IC), Instruction A (IA), and Instruction B (IB) registers allow sequential instruction fetches to be performed without assistance from the ALU. The IC register, which holds the 16-bit address of the next instruction to be fetched from memory, is loaded automatically by reset, jump, or branch operations. Once loaded, it functions as a dedicated counter to sequence from one instruction to the next.

The current IC contents may be stored in registers R0 through R15 or in memory (pushed onto a stack) to provide return linkages for subroutine calls. As part of the microcoded interrupt handling routine the IC is saved in memory via the interrupt linkage pointer.

Registers IA and IB provide an instruction look-ahead capability. In the case of 16-bit instructions, IB holds the instruction currently executing while IA holds the next instruction to be executed. In the case of 32-bit instructions, IB and IA each hold half of the instruction. IA and DI (DI stores the immediate operands) are loaded as the instruction in IA is transferred to IB for execution; if the instruction in IB uses an immediate operand, IA is reloaded with the next instruction while DI maintains the immediate data. This overlapping of operations allows higher performance levels to be achieved.

2.7 Buses

Three 16-bit wide buses (R, S, and Y) interconnect the EU data storage and computational elements. The R and S buses accept operands from selected EU data storage elements and route them to inputs of selected EU computational elements. The Y, or destination, bus serves to route computational results either back to EU data storage and computational elements or to the various operand transfer registers.

A 16-bit multiplexed Address/Data (AD) Bus provides a communications path between the EU, other components of the MAS281 chip set, and any other devices mapped into the chip set's address space. Data transfers between the AD Bus and the R, S, and Y buses are buffered by the operand transfer registers.

A 20-bit multiplexed microcode (M) bus provides a pathway between the Control Unit (CU) and the Execution Register (E) buffered microcode decode logic on the EU chip. Microcode placed on this bus by the CU controls all actions of the EU.

2.8 Synchronisation Clock Generation Logic

The Execution Unit generates all of the synchronisation clocks required by the chip set and CPU system. The EU converts an externally supplied oscillator signal into five synchronisation signals: SYNCN, SYSCLK1N, SYNCLKN, CLKPCN, CLK02N. The EU generates SYNCN for elements external to the chip set whereas SYNCLKN and SYSCLK1N are generated for the Interrupt Unit and internal EU synchronisation, respectively. SYSCLK1N is also brought out on a pin for use by external monitoring systems. The EU generates CLKPCN and CLK02N for use in the Control Unit. The CU uses CLKPCN to precharge the M Bus and transmit the first microword while CLK02N is used to transmit microword two.

The EU also contains the wait state generation interface. Failure of memory or I/O subsystems to drive RDYN low at the proper time during the DSN pulse causes the EU to hold SYNCLKN, SYNCN, SYSCLK1N, and CLKPCN in the high state; CLK02N, AS, DSN, IN/OPN, and M/ION in the low state; and RD/WN in its current state for one or more oscillator cycles beyond the end of the normal five OSC cycle machine cycle. When RDYN is asserted low, the EU allows the machine cycle to conclude at the high-to-low transition of the current oscillator cycle. This will allow all the synchronisation and control signals to resume normal operation.

Additionally, IRDYN is used to signal completion of internal I/O command control of the Interrupt Unit (IU). The IU thus can extend the duration of the above mentioned bus signals. Failure of the IU to drive IRDYN low at the proper time during the DSN low pulse causes the EU to hold SYNCLKN, SYNCN, SYSCLK1N, and CLKPCN in the high state; CLK02N, AS, and DSN in the low state; and IN/OPN, M/ION, and RD/WN in their current states for one or more oscillator cycles beyond the end of the normal five OSC cycle machine cycle. When the IU asserts IRDYN low, the EU allows the machine cycle to conclude at the high-to-low transition of the current oscillator cycle. This will allow all the synchronisation and control signals to resume normal operation.

[NOTE: Whenever the EU is executing a machine cycle which requires IRDYN to drop low for completion, the machine cycle will be a minimum of six OSC cycles long. The maximum duration of this machine cycle depends on the length of time that the IU holds IRDYN high.]

3.0 Interface Signals

All signals comply with the voltage levels of Table 1. In addition, each of these functions is provided with Electrostatic Discharge (ESD) protection diodes. All unused inputs must be held to their inactive state via a connection to VDD or GND. A 500-ohm pull-up at the OSC input pin is recommended to damp line reflections.

Throughout this data sheet, active low signals are denoted by either a bar over the signal name or by following the name with an "N" suffix, e.g., HOLDN. Referenced signals that are not found on the MA17501 are preceded by the originating chip's functional acronym in parentheses, e.g., (IU)DMARN.

A description of each pin function, grouped according to functional interface, follows. The function acronym is presented first, followed by its definition, its type, and its detailed description. Function type is either input, output, high impedance (Hi-Z), or a combination thereof. Timing characteristics of each of the functions described is provided in Section 5.0.

3.1 Power Interface

The power interface consists of one 5V VDD connection and three common GND pins.

3.2 Clocks

The Execution Unit provides the synchronisation clocks for the MAS281 chip set. Together these clocks form the basic operation cycle.

3.2.1 Oscillator (OSC)

Input. The MA17501 requires a single external oscillator input for operation. The EU converts the oscillator into the five other clocks listed in this section. To minimise skew between OSC edges and signals derived from OSC, the OSC rise and fall times should be minimised. It is recommended that a clock driver with high drive capability, such as a 54AS244, 54ALS244 or 54HST240, be used to drive the OSC input.

In order to avoid double clocking due to line reflections, a 500-ohm pull-up resistor, placed close to the EU, is recommended.

MA17501

MIL-STD-1750A

Execution Unit

3.2.2 Synchronisation Clock ($\overline{\text{SYN}}\text{CN}$)

Output. The MA17501 provides the MAS281 Synchronisation Clock output to synchronise external circuitry to the MAS281 machine cycle. The high-to-low transition of this signal indicates the start of a new machine cycle.

SYN $\overline{\text{CN}}$ cycles associated with external memory or I/O bus transactions are a minimum of five OSC cycles in duration and may be extended by inserting wait states via the RDYN input. SYN $\overline{\text{CN}}$ low indicates that either an address or XIO command is on the AD Bus; a high indicates data is on the bus. Wait states extend the high state of SYN $\overline{\text{CN}}$.

SYN $\overline{\text{CN}}$ cycles associated with internal CPU operations are either five or six OSC cycles in duration. Six OSC cycles are required for machine cycles associated with microcode branches or with the execution of internally (Interrupt Unit) decoded XIO commands. Five OSC cycles are used for all other internal operations, e.g., register to register transfers, ALU functions, etc.

[NOTE: For MAS281s operating at high OSC frequencies, the Interrupt Unit logic that creates IRDYN may cause a wait state to be inserted during execution of internal XIO commands. This would result in a SYN $\overline{\text{CN}}$ cycle of seven OSC cycles duration. Though unlikely, this condition must be taken into account in implementing a RDYN generation circuit. Refer to the description of the RDYN signal for further details].

3.2.3 IU Synchronisation Clock ($\overline{\text{SYN}}\text{CLK}$)

Output. The SYNCLKN signal is a logical equivalent of the SYN $\overline{\text{CN}}$ signal provided for Interrupt Unit synchronisation.

3.2.4 System Clock ($\overline{\text{SYS}}\text{CLK1}$)

Output. SYSCLK1N is the MA17501's synchronization clock. It is the logical equivalent of SYN $\overline{\text{CN}}$ and SYNCLKN with the exception that during PAUSEN low or during HLD $\overline{\text{AKN}}$ low, SYSCLK1N is held in its low state. SYSCLK1N, like SYNCLKN, has a VSS to VDD logic level swing.

3.2.5 Precharge Clock ($\overline{\text{CLK}}\text{PCN}$)

Output. CLKPCN is used by the MA17502 Control Unit (CU) to synchronize the precharging of the internal M Bus and most other CU operations to the MAS281 machine cycle.

CLKPCN cycles associated with MAS281 external memory or I/O bus transactions are a minimum of five OSC cycles in duration and are extended when wait states are inserted via the RDYN input. CLKPCN low indicates that the internal CU M Bus is being precharged to the high state; the low-to-high transition places the lower 20 bits of a microinstruction on the external M Bus. Wait states extend the high state of CLKPCN. When PAUSEN or HLD $\overline{\text{AKN}}$ is low, CLKPCN is held low.

CLKPCN cycles associated with internal MAS281 operations are either five or six OSC cycles in duration. Six OSC cycles are required for machine cycles associated with microcode branches or with the execution of internally (Interrupt Unit) decoded XIO commands. Five OSC cycles are used for all other internal operations, e.g., register to register transfers, ALU functions, etc.

[NOTE: For MAS281s operating at high OSC frequencies, the Interrupt Unit logic that creates IRDYN may cause a wait state to be inserted during execution of internal XIO commands. This would result in a CLKPCN cycle of seven OSC cycles duration.]

3.2.6 Phase 2 Clock ($\overline{\text{CLK}}\text{02}$)

Output. CLK02N is used by the MA17502 Control Unit (CU) in conjunction with CLKPCN to synchronize microinstruction transmission on the M Bus to the MAS281 machine cycle.

CLK02N cycles associated with MAS281 external memory or I/O bus transactions are a minimum of five OSC cycles in duration and are extended when wait states are inserted via the RDYN input.

The high-to-low transition of CLK02N places the upper 20 bits of a microinstruction on the external M Bus. Wait states extend the trailing (based on SYNCN high-to-low beginning the machine cycle) low state of CLK02N. When PAUSEN or HLDACKN is low, CLK02N is held high.

CLK02N cycles associated with internal MAS281 operations are either five or six OSC cycles in duration. Six OSC cycles are required for machine cycles associated with microcode branches or with the execution of internally (Interrupt Unit) decoded XIO commands. Five OSC cycles are used for all other internal operations, e.g., register to register transfers, ALU functions, etc.

[NOTE: For MAS281s operating at high OSC frequencies, the Interrupt Unit logic that creates IRDYN may cause a wait state to be inserted during execution of internal XIO commands. This would result in a CLK02N cycle of seven OSC cycles duration.]

3.3 Bus Control

This group of signals is provided to control Address/Data (AD) bus transmissions (See Figure 4). The signals indicate when address or data information is on the AD Bus and what type of transaction is taking place during a particular machine cycle.

3.3.1 Address Strobe (AS)

Output/Hi-Z. AS high indicates that the Address/Data (AD) Bus contains address information. The address information is assured stable at the high-to-low transition of this signal. In this way, AS provides the necessary control for a system Address Bus transparent latch system interface.

The Interrupt Unit uses AS to extract the XIO command information off the AD Bus for internally decoded XIO commands, and the Memory Management Unit/Block Protection Unit (MMU(BPU)) uses AS to extract address information for memory management and block protection functions, and to extract XIO command information for MMU(BPU) decoded XIO commands.

AS is placed in the high-impedance state during DMA cycles by PAUSEN low and during the Hold state by HLDACKN low. During internal non-AD Bus related CPU operations, AS is held low for the entire machine cycle via microcode control.




Figure 4. Typical MAS281/MA17504 System Interface

3.3.2 Data Strobe (\overline{DS})

Output/Hi-Z. \overline{DSN} low indicates that data is on the AD Bus (write/output cycles) or that the MAS281 AD Bus drivers are in the high-impedance state (read/input cycles). For write/output cycles, the data is guaranteed stable at the low-to-high transition of \overline{DSN} . For read/input cycles, the \overline{DSN} low-to-high transition indicates the acceptance of data by the MAS281 (SYSClk1N high-to-low transition latches AD Bus data into the IA and DI registers).

\overline{DSN} is placed in the high-impedance state during DMA cycles by \overline{PAUSEN} low and during the Hold state by $\overline{HLDACKN}$ low. \overline{DSN} is held high, for the entire machine cycle, during internal non-AD Bus operations via microcode.

3.3.3 Read/Write ($\overline{RD/\overline{W}}$)

Output/Hi-Z. $\overline{RD/\overline{WN}}$ defines the direction of data flow on the bidirectional AD Bus and provides read/write cycle information to the MMU(BPU) for write protection control. $\overline{RD/\overline{WN}}$ high indicates a read/input bus cycle and data transfer to the MAS281. $\overline{RD/\overline{WN}}$ low indicates a write/output bus cycle and data transfer from the MAS281.

This signal is asserted at the SYNCN high-to-low transition and remains valid for the duration of the current SYNCN period. $\overline{RD/\overline{WN}}$ is placed in the high-impedance state during DMA cycles by \overline{PAUSEN} low and during the Hold state by $\overline{HLDACKN}$ low.

3.3.4 Memory/Input-Output ($\overline{M/\overline{IO}}$)

Output/Hi-Z. $\overline{M/\overline{ION}}$ defines the type of device involved in the data transfer occurring on the AD Bus and provides functional control for the Interrupt Unit (IU) and the Memory Management Unit/Block Protection Unit (MMU(BPU)). The IU ignores memory transfer AD Bus activity and the MMU(BPU) uses $\overline{M/\overline{ION}}$ to decide whether to decode the address information on the AD Bus as an MMU(BPU) XIO command or a memory address. $\overline{M/\overline{ION}}$ high indicates a memory access, and $\overline{M/\overline{ION}}$ low indicates an input-output operation.

This signal is asserted at the SYNCN high-to-low transition and remains valid for the duration of the current SYNCN period. $\overline{M/\overline{ION}}$ is placed in the high-impedance state during DMA cycles by \overline{PAUSEN} low and during the Hold state by $\overline{HLDACKN}$ low. $\overline{M/\overline{ION}}$ is raised high, for the entire machine cycle, during internal non-AD Bus operations via microcode.

3.3.5 Instruction/Operand ($\overline{IN/\overline{OP}}$)

Output/Hi-Z. $\overline{IN/\overline{OPN}}$ high indicates an instruction is to be read from memory during the current AD Bus cycle. $\overline{IN/\overline{OPN}}$ is low for all other MAS281 directed AD Bus transfers. The Memory Management Unit/Block Protection Unit (MMU(BPU)), when configured as a MMU, uses $\overline{IN/\overline{OPN}}$ to select the proper page register set within the specified page register group.

$\overline{IN/\overline{OPN}}$ is asserted at the SYNCN high-to-low transition and remains valid for the duration of the current SYNCN period. $\overline{IN/\overline{OPN}}$ is placed in the high-impedance state during DMA cycles by \overline{PAUSEN} low and during the Hold state by $\overline{HLDACKN}$ low.

3.3.6 Ready (\overline{RDY})

Input. During external AD Bus transfers (those dealing with devices external to the MAS281 chip set), a low is required on this input to allow the MAS281 machine cycle to complete (high-to-low transition of SYNCN). \overline{RDYN} high is used to prolong the data portion of the machine cycle (SYNCN high) to accommodate slow memory and I/O devices. The MAS281 assumes memory or I/O devices are NOT ready to provide (accept) data to (from) the AD Bus, and requires these devices to signal their readiness via the \overline{RDYN} input.

A low on \overline{RDYN} , enveloping the current machine cycle's fifth (or later) OSC cycle high-to-low transition, allows the current machine cycle to complete (SYNCN high-to-low transition) at the following low-to-high transition of the OSC input.

3.4 Buses

The following is a discussion of the communication buses connecting the MA17501 to the other chips of the MAS281 set. The AD Bus transfers all data and instructions and the M Bus provides the microcode instructions from the MA17502.

3.4.1 Address/Data Bus (AD Bus)

Input/Output/Hi-Z. These signals comprise a 16-bit bidirectional multiplexed address and data bus. During external bus transfers, the AD Bus accommodates the transfer of address and data information between the MA17501 and memory, or I/O ports. During internal bus operations, the AD Bus provides additional communication among the Execution, Control, Interrupt and Memory Management/Block Protection Units. AD00 is the most significant bit position and AD15 is the least significant bit position of both the 16-bit data and 16-bit address. A high on this bus corresponds to a logic one and a low corresponds to a logic zero.

Address information is valid on the bus at the AS high-to-low transition. The RD/WN signal indicates the MA17501 AD Bus driver's state during the data portion of the bus cycle (DSN low) and the M/IION function defines the type of device the transfer is with. The AD Bus drivers are placed in the high impedance state during Read operations (DSN low), during DMA cycles by PAUSEN low, and during the Hold state by HLDACKN low.

3.4.2 Microcontrol Bus (M Bus)

Input. The M Bus is a 20-bit multiplexed microcontrol bus which provides microcoded control to the EU. The Control Unit multiplexes the 40-bit microcode instructions into two 20-bit words. The upper 20 bits are placed on the M Bus by the CLKPCN low-to-high transition and the lower 20 bits are placed on the M Bus by the trailing high-to-low transition of CLK02N. The microinstruction is reassembled in the EU's Execution (E) register and used to control EU functions during the next machine cycle. M19 is the most significant bit position and M00 is the least significant bit position for both microwords. The high order 20 bits are transmitted first, followed by the low order 20 bits of the microinstruction. A high on this bus corresponds to a logic one and low corresponds to a logic zero.

3.5 System Support Interface

The system support interface signals have control over functions that affect the chip set as a whole.

3.5.1 Processor Pause ($\overline{\text{PAUSE}}$)

Input. PAUSEN is driven low by the Interrupt Unit upon acknowledgement of a DMA transfer request. A low on PAUSEN causes the EU to place all the bus control signals (AS, DSN, M/IION, RD/WN, IN/OPN) and the AD Bus in the high impedance state, and to disable all clock outputs, except for SYNCCLKN and SYNCN. The requesting device maintains control of the AD Bus and bus control lines until (IU)DMARN is raised high, thus causing PAUSEN to raise high.

It is recommended that the MAS281 chip set be buffered to the memory/input-output system. If an MMU(BPU) peripheral chip is used for memory expansion/protection it must reside on the MAS281 side of these buffer transceivers (see Figure 4). Thus, for a DMA device to access the MMU(BPU), the MAS281 AD Bus and bus control signal drivers must be in the high impedance state to allow the DMA device to drive these signals. The Interrupt Unit also provides the CDN signal for the directional control of the bus control transceivers.

3.5.2 Processor Hold Request ($\overline{\text{HOLD}}$)

Input. A low on this input suspends all chip set functions (except SYNCN and SYNCCLKN) at the end of the current MIL-STD-1750A instruction. The AD Bus and bus control functions (AS, DSN, M/IION, IN/OPN, RD/WN) are placed in the high impedance state permitting a monitor system to take control of the memory/input-output system. The internal synchronization clocks are placed in an inactive state, which halts further instruction sequencing until HOLDN is released. As with DMA cycles, the reason for this is to allow access to the MMU(BPU) if an expanded memory system is used. The (IU)CDN output is provided for control bus transceiver directional control during the Hold state.

3.5.3 Processor Hold Acknowledge ($\overline{\text{HLD\!AK}}$)

Output. HLD\!AKN drops low after reaching the end of the MIL-STD-1750A instruction during which HOLDN was pulled low, or after encountering a BPT software instruction. The Hold state is terminated by raising HOLDN high (if HOLDN low initiated the Hold state), or by pulsing HOLDN low (if the Hold state was initiated by a BPT instruction). During the Hold state, software execution is suspended and the MAS281 interface functions are placed in the high impedance state to allow a monitor system to take control of the memory/input-output system.

3.6 Inter-Chip Control

The following signals perform control functions internal to the MAS281 chip set. These functions include microcode execution branching control and arithmetic error indication.

3.6.1 Internal Ready ($\overline{\text{IRDY}}$)

Input. The IRDYN signal is the means by which Interrupt Unit (IU) command cycles, involving the AD Bus, are completed. The IU drops IRDYN low when the XIO command has been decoded and allows the six OSC period machine cycle to complete. The IRDYN and RDYN signals are effectively ORed together to control the EU clock generation circuitry; therefore, RDYN should be high during IU decoded XIO commands.

3.6.2 Interrupt Unit Microinstruction Enable ($\overline{\text{INTRE}}$)

Output. The Execution Unit controls the Interrupt Unit (IU) 3-bit microcode interface through the use of the INTREN signal. INTREN low enables the IU microcode decoding logic. IU functions handled through microcode are; enable/disable DMA interface XIO command control, set Normal Power-Up discrete, load fault register, and read encoded 4-bit vector identifying the highest priority pending interrupt.

Machine cycles during INTREN low are a special case of internal non-AD Bus operations. These cycles are denoted by a six OSC period machine cycle.

3.6.3 Overflow Indicator ($\overline{\text{OVI}}$)

Output. OVIN is an indication that a fixed-point overflow condition, as specified in MIL-STD-1750A, has occurred during an operation. The Interrupt Unit accepts this as an input to the pending interrupt register level four interrupt bit.

3.6.4 Privileged Instruction Fault ($\overline{\text{PIF}}$)

Input. PIFN low is an indication to the Execution Unit that a fault, requiring the current MIL-STD-1750A instruction to be aborted, has occurred. The faults that cause the instruction abort are 0, 5, and 8 which are, respectively, memory protect error ((IU)MPROEN low), an out-of-bounds memory/input-output address ((IU)EXADE low), or a bus fault timeout. In response to PIFN low, the EU maintains AS low, DSN high, and forces the M/I\!ON signal high for two machine cycles. In addition, the EU will internally complete the current SYNCN cycle and resume operation. This allows the Control Unit to sequence to the interrupt handling routine without affecting the bus status.

3.6.5 Branch or Jump Control (T1)

Output. The Execution Unit raises the T1 signal high to indicate a microcode conditional branch condition is true. The Control Unit accepts T1 and feeds it into the microcode address multiplexer where microinstruction branches are effected.

3.6.6 Test Microword ($\overline{\text{TEST}}$)

Input. The TESTN signal is used during chip test to load 40-bit microinstructions into the EU execution register. TESTN low loads E39 (MSB) to E20, and TESTN high loads E19 to E00 (LSB). TESTN should be pulled-up to VDD in customer applications.

4.0 Operating Modes

The following discussions detail the MAS281 chip set operating modes from the perspective of the Execution Unit. MAS281 operating modes involving the MA17501 include: (1) Initialization, (2) Instruction Execution, (3) Interrupt Servicing, (4) Fault Servicing, (5) DMA Support, and (6) Software Development Support.

4.1 Initialisation

RESET starts the chip set microcoded initialisation sequence, but also affects the Execution Unit Circuitry directly. When RESET is raised high, the Hold state acknowledge signal (HLDACK) is forced high thus releasing the MAS281 from the Hold state (if changing HOLDN is unable to release the Hold state). RESET also forces the clock generation circuitry to create a five OSC period machine cycle by disabling state machine inputs that vary the machine cycle length.

Upon releasing RESET, the EU Hold State circuitry is enabled and the clock generation circuitry is allowed to function normally. HOLDN will not have an effect on chip set operation until the initialisation routine has completed because the microcode branch to the Hold routine is disabled.

The microcoded initialisation routine clears the Instruction Counter (IC), Status Word Register (SW), and Register File (R00-R15) and performs the BIT. The successful completion of the BIT is necessary to guarantee the register file is cleared at the end of the initialisation routine.

The microcoded BIT exercises all legal microinstruction bit combinations and tests all internally accessible structures of the MAS281. For the Execution Unit this includes the full Register Set, ALU, Multiplier, Barrel Shifter, and Macroflag logic. Table 2 details the tests performed by each of the five BIT subroutines.

If any part of BIT fails, an error code identifying the failed subroutine is loaded into the Interrupt Unit Fault Register (via the AD Bus), BIT is aborted, and NPU is left in the low state. Table 2 defines the coding of the BIT results. (INTREN enables microcode control of the Interrupt Unit (IU) to raise NPU high (if BIT passes) and load BIT error codes (if BIT fails) into the IU Fault Register).

BIT	Test Coverage	BIT Fail Codes (FT _{13, 14, 15})	Cycles
1	Microcode Sequencer IB Register Control Barrel Shifter Byte Operations and Flags	100	221
2	Temporary Registers (T0 - T7) Microcode Flags Multiply Divide	101	166
3	Interrupt Unit - MK, PI, FT Enable/Disable Interrupts	111	214
4	Status Word Control User Flags General Registers (R0 - R15)	110	154
5	Timer A Timer B	111	763
-	BIT Pass/Fail Overhead	-	26

Note: BIT pass is indicated by all zeros in FT bits 13, 14, and 15

Table 2. MAS281 BIT Summary

The last action performed by the initialisation routine is to load the instruction pipeline. Instruction fetches start at memory location zero (page zero) from the Start-Up ROM (if implemented). Whether or not BIT passes, the processor will begin instruction execution at this point.

[NOTE: To complete initialisation and pass BIT, interrupt and fault inputs must be high for the duration of the initialisation routine. Also, the Timers A and B must be clocked for BIT success.]

4.2 Instruction Execution

Instruction execution is characterized by a variety of operations composed of various types of machine cycles. The Execution Unit contains the clock generation circuitry that creates the different machine cycles depending on the particular operation being performed at the time. These operations include: (1) internal CPU cycles, (2) instruction fetches, (3) operand transfers, and (4) input/output transfers. Instruction execution may be interrupted at the end of any individual machine cycle by the PAUSEN (denoting DMA operations) clock generation circuitry input, and at the beginning of any given MIL-STD-1750A instruction by an (IU)IRN or HOLDN low input to the Control Unit.

4.2.1 Internal CPU Cycles

All CPU data manipulation and housekeeping operations are performed using internal CPU cycles. Internal CPU cycles are either five or six OSC periods long and are characterized by AS low and DSN, (IU)DDN, and M/ION high. Section 5.0 provides timing characteristics for internal CPU cycles.

The majority of Internal CPU Cycles are five OSC period machine cycles. Six OSC period machine cycles occur when executing conditional jump or branch microinstructions; the EU is calculating the branch condition to determine the state of the T1 output signal.

4.2.2 Instruction Fetches

Instruction fetches are used to keep the instruction pipeline full. This ensures that the next instruction is ready for execution when the preceding instruction is completed.

During jump and branch instruction execution the pipeline is flushed, then refilled via two consecutive instruction fetches starting at the new instruction location. The pipeline is also refilled as part of the interrupt and Hold processing.

Instruction fetches are five (minimum) OSC period machine cycles characterised by IN/OPN, M/ION, and RD/WN high. Instruction fetches use pipeline registers IA and IB, the instruction counter (IC), and the data input register (DI). Assuming an empty instruction pipeline (as a result of a reset, jump or branch), the contents of IC are placed on the AD Bus as an address. The returned value (the instruction) is stored in the IA register. The IC register is incremented (dedicated counter mode) and the next fetch is performed.

This second returned value, which may be an instruction or an immediate operand, is stored in both the IA and DI registers as the previous contents of IA advance to the IB register to be decoded into their microcoded routine. If the second returned value is an immediate operand, a third instruction fetch will occur with the instruction being loaded into IA only; DI retains the immediate operand.

The data portion (SYNCH high) of instruction fetch cycles can be extended beyond their minimum five OSC periods by use of the RDYN signal. RDYN held high during the high-to-low transition of the machine cycle's fifth OSC cycle will extend the data portion of the machine cycle. The machine cycle can be completed at any succeeding OSC cycle high-to-low transition by enveloping this OSC edge with RDYN low.

4.2.3 Operand Transfers

Operand transfers are used to obtain operands to be used by an instruction and to save any results of an instruction's execution. Machine cycles associated with operand transfers are a minimum of five OSC periods in duration. The RDYN signal can be used to insert wait states into the data portion of the machine cycle (SYNCH high) to accommodate slow memory.

Operand transfers use the address register (A), data input register (DI), and data output register (DO). Before the operand transfer begins, the Execution Unit calculates the effective operand address and stores this value in A.

For write transfers the EU loads the operand into DO. For operand ready cycles the EU latches the operand from the AD Bus into DI at the SYSCLK1N high-to-low transition.

All operand transfers between the MAS281 and memory are referenced to the AS and DSN bus control signals and are characterized by IN/OPN low, M/ION and CDN high, and RD/WN (high, read; low, write).

The EU first places the contents of A on the AD Bus at the SYSCLK1N high-to-low transition. Shortly following, AS is raised high to enable the system address bus transparent latch. This address is assured valid at the high-to-low transition of AS. At the SYSCLK1N low-to-high transition, DSN drops low to indicate the contents of DO have been placed on the AD Bus (write) or the EU AD Bus drivers have been placed in the high impedance state (read).

DSN subsequently raises high when the output data is stable, prior to SYSCLK1N dropping low, or raises high in response to SYSCLK1N dropping low to indicate the EU's acceptance of the input data.

All operand transfer cycles are allowed to complete via the RDYN input. During the data portion of the cycle the EU assumes memory is NOT READY, and requires RDYN low to signal the memory's readiness to complete the cycle. If RDYN is high at the high-to-low transition of the fifth OSC cycle within the operand transfer cycle, a wait state will be injected (one OSC period at a time) for each OSC high-to-low transition that RDYN remains high. Memory readiness, thus cycle completion, is signalled by RDYN low enveloping a subsequent OSC high-to-low transition.

4.2.4 Input/Output Transfers

Input/Output transfers are characterized by M/ION and IN/OPN low, and RD/WN (high, input; low, output). AS and DSN operate as during operand transfers. Two different types of input/output transfers are controlled by the Execution Unit: internal and external.

Internal I/O transfers involve all XIO commands that are decoded by the Interrupt Unit (IU) and use the local AD Bus to transfer response data. These commands are listed in Table 3 (the only exception is RCW; it is an IU decoded, IRDYN completed, External I/O command). Internal XIO commands implemented in the IU (per Table 3) use a six OSC period machine cycle and the IRDYN cycle completion input. Internal XIO commands implemented in the MA17504 MMU(BPU) use a minimum five OSC period machine cycle and the MMU(BPU) provides the RDYN cycle completion input to the EU.

The term "local AD Bus" in this context refers to the AD Bus on the processor side of the system data bus demultiplexing transceivers. The three chips of the MAS281 and the MA17504 (in either configuration) reside on the local AD Bus and communicate to the user system through the required address and data bus buffers, as depicted in Figure 4.

External I/O transfers involve all XIO and VIO instructions not included under Internal I/O transfers. They execute during a minimum five OSC period machine cycle that is extendable via RDYN, as previously described.

4.3 Interrupt Servicing

Interrupts are latched into the Interrupt Unit (IU) pending interrupt register by the SYNCLKN high-to-low transition. The IU signals the Control Unit (CU) that an interrupt is pending and the CU branches to the microcoded interrupt handling routine at the completion of the currently executing MIL-STD-1750A instruction.

The EU supports the interrupt handling routine by enabling microcode control of the IU at the proper time via the INTREN signal and by calculating the memory addresses of the service and linkage pointers based on the 4-bit interrupt priority code transmitted by the IU. Machine cycles during which INTREN is low are six OSC periods in length. During these INTREN cycles, DSN and M/ION are high, and AS is low.

The EU also provides a hardwired interrupt to the IU. The OVIN interrupt signals a fixed-point arithmetic overflow.

4.4 Fault Servicing

The Interrupt Unit (IU) latches fault inputs into the fault register on the high-to-low transition of SYNCLKN. Faults other than 0, 5, and 8 latch a level one pending interrupt in the IU and the interrupt sequencing proceeds as previously explained. Faults 0, 5, and 8 caused during non-DMA AD Bus transactions demand more immediate attention; the MIL-STD-1750A instruction during which the fault occurred must be aborted.

PIFN indicates to the Control Unit that one of these faults has occurred and forces a branch to the "next instruction fetch" microinstruction so that the interrupt caused by the PIFN fault can be serviced immediately. Under normal instruction execution circumstances, the bus control signals would operate during the machine cycle between the fault and the instruction fetch machine cycle. PIFN causes the bus control signals AS and DSN to stay in their inactive state during this transitional machine cycle to allow the branch to the microcoded interrupt routine without performing any AD Bus transactions.

4.5 Direct Memory Access

The Interrupt Unit DMA interface logic signals the Execution Unit (EU) that it has acknowledged a DMA request (PAUSEN low). PAUSEN low causes the EU to halt the synchronization clocks CLK02N (high), CLKPCN (low), and SYSCLK1N (low); disables clock generation circuitry input that could vary the machine cycle length; and places all bus control signals and the AD Bus in the high impedance state. The SYNCN and SYNCLKN clocks continue to operate with a five OSC cycle period. Upon removal of PAUSEN by the Interrupt Unit, the MAS281 resumes microinstruction execution where it was interrupted.

4.6 Software Development Support

The Execution Unit responds to a HOLDN signal by suspending all internal operations upon completion of the currently executing instruction. Microcode, from the Control Unit, directs HLDACKN low during the third SYNCN cycle after HOLDN has been pulled low and the previous instruction has been completed. M/I ON, RD/WN, IN/OPN, AS, DSN, and the AD Bus are placed in the high impedance state permitting a monitor system to take control of the memory/input-output system. Raising HOLDN releases the MAS281 from the Hold state and instruction execution begins by refilling the pipeline.

The execution of a BPT instruction also causes HLDACKN to drop low and the bus control signals and AD Bus to be placed in the high impedance state. A low pulse on HOLDN releases the MAS281 from the BPT initiated Hold state.

Operation	Command Code (Hex)	Mnemonic	Cycles*		
			M	P	B
Implemented in MAS281					
Set Fault Register	0401	SFR	2	3	9
Set Interrupt Mask	2000	SMK	2	3	9
Clear Interrupt Request	2001	CLIR	2	3	9
Enable Interrupts	2002	ENBL	2	3	9
Disable Interrupts	2003	DSBL	2	3	9
Reset Pending Interrupt	2004	RPI	2	3	9
Set Pending Interrupt Register	2005	SPI	2	3	9
Reset Normal Power Up Discrete	200A	RNS	2	3	9
Write Status Word	200E	WSW	2	3a	8.5a
Enable Start-Up ROM	4004	ESUR	2	3	9
Disable Start-up ROM	4005	DSUR	2	3	9
Direct Memory Access Enable	4006	DMAE	2	3	9
Direct Memory Access Disable	4007	DMAD	2	3	9
Timer A Start	4008	TAS	2	3	9
Timer A Halt	4009	TAH	2	3	9
Output Timer A	400A	OTA	2	3	9
Reset Trigger-Go	400B	GO	2	3	9
Timer B Start	400C	TBS	2	3	9
Timer B Halt	400D	TBH	2	3	9
Output Timer B	400E	OTB	2	3	9
Read Configuration Word	8400	RCW	2	2	4
Read Fault Register without Clear	8401	RFR	2	2	4
Read Interrupt Mask	A000	RMK	2	2	4
Read Pending Interrupt Register	A004	RPIR	2	2	4
Read Status Word	A00E	RSW	2	1	4
Read and Clear Fault Register	A00F	RCFR	2	2	4
Input Timer A	C00A	ITA	2	2	4
Input Timer B	C00E	ITB	2	2	4
Implemented in BPU					
Memory Protect Enable	4003	MPEN	2	4	8
Load Memory Protect RAM	50XX	LMP	2	4	8
Read Memory Protect RAM	D0XX	RMP	2	3	3
Implemented in MMU					
Write Instruction Page Register	51XY	WIPR	2	4	8
Write Operand Page Register	52XY	WOPR	2	4	8
Read Memory Fault Status	A00D	RMFS	2	3	3
Read Instruction Page Register	D1XY	RIPR	2	3	3
Read Operand Page Register	D2XY	ROPR	2	3	3

* M = memory, P = processor (5 OSC cycles), B = processor (6 OSC cycles),
a = average if more than one alternative exists

Table 3. Internal I/O Command Summary

5.0 Timing Characteristics

This section provides the detailed timing specifications for the MA17501. Figure 5 depicts the test loads used to obtain timing data. Figures 6 through 20 depict the timing waveforms associated with various MA17501 signals. Table 5 provides values for parameters specified in the timing waveforms. All timing values provided in

Table 5 are valid over the full military temperature range (-55°C to + 125°C), and are measured from 50% point to 50% point (50% VDD supply voltage, unless otherwise specified). Crosshatching in Figures 6 through 20 indicates either a "don't care" or indeterminate state.




Figure 5. Test Loads




Figure 6. Reset Timing




Figure 7. Basic Clock Timing




Figure 8. Potential Branch Clock Timing






Figure 9. Microcode Bus Timing



Note \overline{RDY} is a "don't care" during internal CPU operations

Figure 10. Internal Processor Cycle




Notes

- 1 Dashed timing lines indicate non-wait cycle timing
- 2 Other output states
HLD_{AK} = high
PAUSE = high

3 Other required input states

HOLD = high
DMAR = high
RESET = low


Figure 11. Write Transfer Timing



Notes

- 1 Dashed timing lines indicate non-wait cycle timing
- 2 Other output states
HLD_{AK} = high
PAUSE = high
- 3 Other required input states
HOLD = high
DMAR = high
RESET = low

Figure 12. Read Transfer Timing



Notes:


1. Other output states:

$\overline{\text{HLD}}\text{AK} = \text{high}$
 $\text{PAUSE} = \text{low}$

2. Other required input states:

$\overline{\text{HOLD}} = \text{high}$
 $\overline{\text{DMAR}} = \text{high}$
 $\text{RESET} = \text{low}$

Figure 13. Internal I/O Timing - Write/Command



Notes:


1. Other putput states:

\overline{CD} = high
 $\overline{HLD\overline{AK}}$ = high
 \overline{PAUSE} = low

2. Other required input states:


\overline{HOLD} = high
 \overline{DMAR} = high
 \overline{RESET} = low

Figure 14. Internal I/O Timing - Read



Note:
 1. Other required input state. RESET = low.

Figure 15. DMA Access/Release Timing




Notes:

1. The 'don't care' state will continue to exist until \overline{HLDK} = high. \overline{RDY} will then resume normal operation.
2. \overline{HOLD} ↓ may occur at any time during software execution. The diagram shows the last possible time it can occur and be assured of entering the Hold state after the current instruction completes execution.
3. Other required input state RESET = low.

Figure 16. Hold State Generation Timing

MA17501
MIL-STD-1750A
Execution Unit



Note:
 1. Other required input:
 RESET = low

Figure 17. Hold State Termination Timing




Figure 18. Fixed-Point Overflow Timing




Figure 19. Instruction Abort Fault Timing




Figure 20. Interrupt Unit Microcode Enable Timing

No.	Parameter	Test Condition ⁽¹⁾⁽⁵⁾	Min ⁽²⁾	Typ ⁽²⁾	Max ⁽²⁾	Units
1	OSC ↑ to SYNC	Load 1	10		40	ns
2	OSC ↑ to SYSCLK1	Load 1			40	ns
3	OSC ↑ to SYNCCLK	Load 1			40	ns
4	OSC ↑ to CLKPC	Load 1			40	ns
5	OSC ↑ to CLK02	Load 1			40	ns
6	SYNC ↓ to AS ↑	Load 1	1r - 10		1r + 5	ns
7	SYNC ↓ to AS ↓ ⁽⁴⁾	Load 1	2.5r - 10		2.5r + 15	ns
8	SYNC ↓ to DS ↑ (Read)	Load 1	3r - 5		3r + 20	ns
9	SYNC ↓ to DS ↑ (Read) ⁽³⁾	Load 1	0		30	ns
10	SYNC ↓ to DS ↓ (Write)	Load 1	3r - 5		3r + 20	ns
11	SYNC ↓ to DS ↑ (Write) ⁽³⁾	Load 1	4.5r - 5		4.5r + 30	ns
12	SYNC ↓ to Address Valid	Load 2	-		65	ns
13	SYNC ↓ to Data Valid	Load 2	-		3r + 43	ns
14	SYNC ↓ to M/IO, RD/W, IN/OP, INTRE Valid	Load 1	-		70	ns
15	SYNC ↓ to HLDK Valid	Load 1	-		20	ns
16	SYSCLK1 ↓ to T1 Valid	Load 1	-		55	ns
17	SYSCLK1 ↓ to OVI Valid	Load 1	-		150	ns
18	SYNC ↓ to AD Bus Hi-Z (Read) ⁽⁶⁾	Load 3	-		3r + 50	ns
19	SYNC ↓ to AD Bus Active (Read)	Load 3	5		-	ns
20	PAUSE ↓ to AD Bus Hi-Z ⁽⁶⁾	Load 3	-		70	ns
21	PAUSE ↑ to AD Bus Valid	Load 3	-		60	ns
22	PAUSE ↓ to AS, DS, M/IO, RD/W, IN/OP Hi-Z ⁽⁶⁾	Loads 4, 5 ⁽⁸⁾	-		50	ns
23	PAUSE ↑ to AS, DS, M/IO, RD/W, IN/OP Valid	Loads 4, 5 ⁽⁸⁾	-		59	ns
24	HLDK ↓ to AD Bus Hi-Z ⁽⁶⁾	Load 3	-		60	ns
25	HLDK ↑ to AD Bus Valid	Load 3	-		50	ns
26	HLDK ↓ to AS, DS, M/IO, RD/W, IN/OP Hi-Z ⁽⁶⁾	Loads 4, 5 ⁽⁸⁾	-		50	ns
27	HLDK ↑ to AS, DS, M/IO, RD/W, IN/OP Valid	Loads 4, 5 ⁽⁸⁾	-		50	ns
28	Address after SYNC ↓	Load 2	3r - 5		-	ns
29	Data after SYNC ↓	Load 2	8		-	ns
30	M/IO, RD/W, IN/OP, INTRE after SYNC ↓	Load 1	5		-	ns
31	HLDK after SYNC ↓	Load 1	-7		-	ns
32	T1 after SYSCLK1 ↓	Load 1	5		-	ns
33	OVI after SYSCLK1 ↓	Load 1	5		-	ns
34	Data to SYNC ↓		30		-	ns
35	Microcode to CLK02 ↓		10		-	ns
36	Microcode to SYSCLK1 ↓		10		-	ns
37	RDY to OSC ↓		12		-	ns
38	IRDY to OSC ↓		12		-	ns
39	Data after SYNC ↓		0		-	ns
40	Microcode after CLK02 ↓		5		-	ns
41	Microcode after SYSCLK1 ↓		15		-	ns
42	RDY after OSC ↓		5		-	ns
43	IRDY after OSC ↓		10		-	ns
44	SYNC ↓ to SYNC ↓ (7)		5r - 2		5r + 2	ns
45	RESET ↑ to RESET ↓		-		100	ns
46	RESET ↑ to Related Outputs Valid		-		50	ns
47	PIF to Related Outputs Valid		-		50	ns
48	HOLD to Related Outputs Valid		-		50	ns
49	DS to Data Valid (Write) ⁽⁷⁾	Load 5 (DS), Load 3 (Data)	15		-	ns

Notes:

- (1) -55°C and +125°C tested at VDD = 4.5 V and 5.5 V; +25°C tested at VDD = 5.0 V.
- (2) r = 1 OSC period. 0.5r implies 50% OSC duty cycle.
- (3) Add 1r for internal XIO; nr for memory wait.
- (4) Excluding DMA and Hold conditions.
- (5) Unless otherwise noted: V_{IL} = ≥0.0 V, V_{IHTTL} ≤ 4.0 V, V_{IHOSC} = 4.0 V timing measured from 50% to 50% points.
- (6) High impedance measured by 20% (of VDD) voltage change using 1K-ohm pullup resistor.
- (7) Data obtained by characterization or analysis; not routinely measured.
- (8) Load 4 applies to bus interface signals AS, RD/W and IN/OP; Load 5 applies to bus interface signals M/IO and DS.

Table 4. Timing Parameter Values

6.0 Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply voltage	-0.5	9	V
Input voltage	-0.3	$V_{DD} + 0.3$	V
Current through any pin	-20	20	mA
Operating temperature	-55	125	°C
Storage temperature	-65	150	°C

Table 5. Absolute Maximum Ratings

Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions, or at any other condition above those indicated in the operations section of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

7.0 DC Electrical Characteristics

Symbol	Parameter	Condition	Total Dose Radiation Not Exceeding 3×10^5 RAD (Si)			Units
			Min.	Typ.	Max.	
V_{DD}	Supply voltage	-	4.5	5.0	5.5	V
V_{IH}	TTL Input High Voltage	-	2.0	-	-	V
V_{IL}	TTL Input Low Voltage	-	-	-	0.8	V
V_{CH}	OSC Input High Voltage	-	4.0	-	-	V
V_{CL}	OSC Input Low Voltage	-	-	-	1.0	V
V_{OH}	TTL Output High Voltage	$I_{OH} = -1.4\text{mA}$	2.4	-	-	V
V_{OL}	TTL Output low Voltage	$I_{OL} = 2.0\text{mA}$	-	-	0.4	V
I_{IZ}	Input Leakage Current	$V_{DD} = 5.5\text{V}$	-	-	± 10	μA
I_{OZ}	Output Leakage Current	$V_{DD} = 5.5\text{V}$	-	-	± 20	μA
I_{DD}	Power Supply Current	$f = 20\text{MHz}$	-	-	50	mA

$V_{DD} = 5\text{V} \pm 10\%$, over full operating temperature range.


Table 6. Operating DC Electrical Characteristics

MA17501

Radiation Hard
MIL-STD-1750A
Execution Unit


8.0 Packaging Information

Ceramic Dual-in-line
(Package type C)



Figures 21a. Dimensioned Drawing

MA17501
Radiation Hard
MIL-STD-1750A
Execution Unit



1	OSC	33	M02
2	NC	34	M01
3	SYSCLK1N	35	M00
4	SYNCLKN	36	TESTN
5	CLKPCN	37	AD15
6	CLKQ2N	38	AD14
7	AS	39	AD13
8	DSN	40	AD12
9	GND	41	NC
10	M/ION	42	VDD
11	RD/WN	43	AD11
12	GND	44	AD10
13	IN/OPN	45	AD09
14	INTREN	46	AD08
15	PIFN	47	AD07
16	M19	48	AD06
17	M18	49	AD05
18	M17	50	AD04
19	M16	51	AD03
20	M15	52	GND
21	M14	53	AD02
22	M13	54	AD01
23	M12	55	AD00
24	M11	56	HOLDN
25	M10	57	RESET
26	M09	58	HILDAKN
27	M08	59	PAUSEN
28	M07	60	T1
29	M06	61	OVIN
30	M05	62	IRDYN
31	M04	63	RDYN
32	M03	64	SYNCH


Figures 21b. Pin Assignments

MA17501


Radiation Hard
MIL-STD-1750A
Execution Unit

Marconi
Electronic Devices

Leadless Chip Carrier
(Package type L)



Figures 22a. Dimensioned Drawing



1	OSC	33	M02
2	NC	34	M01
3	SYSCLK1N	35	M00
4	SYNCLKN	36	TESTN
5	CLKPCN	37	AD15
6	CLK02N	38	AD14
7	AS	39	AD13
8	DSN	40	AD12
9	GND	41	NC
10	M/I0N	42	VDD
11	RD/WN	43	AD11
12	GND	44	AD10
13	IN/OPN	45	AD09
14	INTREN	46	AD08
15	PIFN	47	AD07
16	M19	48	AD06
17	M18	49	AD05
18	M17	50	AD04
19	M16	51	AD03
20	M15	52	GND
21	M14	53	AD02
22	M13	54	AD01
23	M12	55	AD00
24	M11	56	HOLDN
25	M10	57	RESET
26	M09	58	HLDACKN
27	M08	59	PAUSEN
28	M07	60	T1
29	M06	61	OVIN
30	M05	62	IRDYN
31	M04	63	RDYN
32	M03	64	SYNCH


Figures 22b. Pin Assignments

MA17501

Radiation Hard
MIL-STD-1750A
Execution Unit


Marconi
Electronic Devices

Topbrazed Flatpack
(Package type F)



Figures 23a. Dimensioned Drawing

MA17501
Radiation Hard
MIL-STD-1750A
Execution Unit



1	OSC
2	NC
3	NC
4	SYSCLK1N
5	SYNCLKN
6	CLKPCN
7	CLKD2N
8	AS
9	DSN
10	NC
11	GND
12	M/ON
13	RD/WN
14	GND
15	NC
16	IN/OPN
17	INTREN
18	PIFN
19	M19
20	M18
21	M17
22	M16
23	M15
24	M14
25	M13
26	M12
27	M11
28	M10
29	M09
30	M08
31	M07
32	M06
33	M05
34	M04
35	M03
36	M02
37	M01
38	M00
39	TESTN
40	AD15
41	AD14
42	AD13
43	AD12
44	NC
45	NC
46	VDD
47	AD11
48	AD10
49	AD09
50	AD08
51	AD07
52	AD06
53	AD05
54	AD04
55	AD03
56	GND
57	AD02
58	AD01
59	AD00
60	HOLDN
61	RESET
62	HLDAKN
63	PAUSEN
64	T1
65	OVIN
66	IRDYN
67	RDYN
68	SYNKN

Figures 23b. Pin Assignments

MA17501

**Radiation Hard
MIL-STD-1750A
Execution Unit**

9.0 Total Dose Radiation Testing


For product procured to guaranteed total dose radiation levels, each wafer lot will be approved when all sample devices from each lot pass the total dose radiation test.

The sample devices will be subjected to the total dose radiation level (Cobalt-60 Source), defined by the ordering code, and must continue to meet the electrical parameters specified in the data sheet. Electrical tests, pre and post irradiation, will be read and recorded.

Total Dose (Function to specification, note 1)	3x10 ⁵ Rad(Si)
Transient Upset (Stored data loss)	1x10 ¹⁰ Rad(Si)/s
Transient Upset (Survivability)	> 1x10 ¹² Rad(Si)/s
Neutron Hardness (Function to specification)	1x10 ¹⁵ neutrons/cm ²
Latch-up	Not possible
Single Event Upset (note 2)	< 10 ⁻¹⁰ errors/bit day

Note 1. Typical performance only, for guaranteed levels see ordering information .
2. GSO 10% Worst Case

10.0 Ordering Information



For details of quality levels, See Marconi Electronic Devices 'Quality Assurance Standards Document, 1'