


PIN CONFIGURATION



Pin No.	Pin name	I/O	Pin No.	Pin Name	I/O	Pin No.	Pin name	I/O	Pin No.	Pin Name	I/O
1	DREQ	O	34	D18	I/O	67	PD5	I	100	TA	O
2	PSA0	I	35	D15	I/O	68	PD3	I	101	PD28	I
3	CLK0	O	36	D13	I/O	69	PA0	O	102	PD25	I
4	*	I	37	D10	I/O	70	PA1	O	103	PD21	I
5	IM	I	38	D8	I/O	71	PA4	O	104	PD17	I
6	PD30	I	39	D5	I/O	72	PA6	O	105	PD15	I
7	PD29	I	40	NC	-	73	PA8	O	106	PD13	I
8	GND	-	41	D2	I/O	74	GND	-	107	PD10	I
9	PD24	I	42	GND	-	75	PA15	O	108	PD7	I
10	PD22	I	43	A2	O	76	IP \bar{T} 0	I	109	PD4	I
11	PD19	I	44	VCC	-	77	*	I	110	PD0	I
12	VCC	-	45	A6	O	78	*	I	111	PA2	O
13	PD14	I	46	A7	O	79	OF0	O	112	VCC	-
14	NC	-	47	NC	-	80	GND	-	113	PA9	O
15	PD11	I	48	A12	O	81	D17	I/O	114	PA11	O
16	PD8	I	49	A14	O	82	D14	I/O	115	PA14	O
17	PD6	I	50	RD	I/O	83	D11	I/O	116	IP \bar{T} 1	I
18	GND	-	51	BREQ	O	84	VCC	-	117	VCC	-
19	PD2	I	52	DACK	I	85	D7	I/O	118	OF1	O
20	PD1	I	53	CS	I	86	D3	I/O	119	D19	I/O
21	NC	-	54	VCC	-	87	D0	I/O	120	D16	I/O
22	PA3	O	55	MCLK0	I	88	A0	O	121	D12	I/O
23	PA5	O	56	RST	I	89	A3	O	122	D9	I/O
24	PA7	O	57	PD31	I	90	A5	O	123	D6	I/O
25	PA10	O	58	PD27	I	91	A9	O	124	D4	I/O
26	PA12	O	59	PD26	I	92	A10	O	125	D1	I/O
27	PA13	O	60	PD23	I	93	A13	O	126	A1	O
28	IP \bar{T} 2	I	61	PD20	I	94	IF1	I	127	A4	O
29	*	I	62	PD18	I	95	GND	-	128	A8	O
30	IF0	I	63	PD16	I	96	BACK	I	129	A11	O
31	*	I	64	PD12	I	97	NC	-	130	A15	O
32	D21	I/O	65	PD9	I	98	PSA1	I	131	WR	I/O
33	D20	I/O	66	NC	I	99	MCLK1	I	132	IORQ	O

Note: Pins marked by an * must be connected to ground.

PIN DESCRIPTION

Pin symbol	I/O	Function																												
PA ₁₅ ~ PA ₀	O	Program memory address output pins <ul style="list-style-type: none"> • These pins address external program memory. • On reset this address goes to zero. 																												
PD ₃₁ ~ PD ₀	I	Program memory data input pins <ul style="list-style-type: none"> • Input to external program memory data. 																												
IM	I	Internal ROM selector input pin <ul style="list-style-type: none"> • This signal is used to select between internal or external program memory. for internal program mode IM="1" for external program mode IM="0" 																												
A ₁₅ ~ A ₀	O (3-state)	Data memory address output pins <ul style="list-style-type: none"> • Designates the external data memory and external I/O addresses. 																												
D ₂₁ ~ D ₀	I/O (3-state)	Data memory data input/output pins <ul style="list-style-type: none"> • Parallel input and output of external data memory, microprocessor, or I/O bus data. 																												
IPT _{2, 1, 0}	I	3-level interrupt input pins (active low) <ul style="list-style-type: none"> • Interrupts accepted during the "sequence" operations. • Interrupts are accepted if interrupt level is greater than interrupt priority set in control register and fixed address corresponding to interrupt level is passed to program memory address bus. Interrupt priorities are: IPT ₂ > IPT ₁ > IPT ₀																												
IF ₁ ~ IF ₀	I	Universal input flag pins <ul style="list-style-type: none"> • Inputs to set flag in IFR register. 																												
OF ₁ ~ OF ₀	I	Universal output flag pins <ul style="list-style-type: none"> • Output of OFR latch. 																												
\overline{RD}	I/O (3-state)	Read control input/output pin (active low) <ul style="list-style-type: none"> • Output of external data memory and I/O device read control signals when in master mode. • Input of read control signals from the host MPU and other DSPs when in slave mode. 																												
\overline{WR}	I/O (3-state)	Write control input/output pin (active low) <ul style="list-style-type: none"> • Output of external data memory and I/O device write control signals when in master mode. • Input of write control signals from the host MPU and other DSPs when in slave mode. 																												
\overline{CS}	I	Chip select input pin (active low) <ul style="list-style-type: none"> • MSM6992 is in slave mode when this signal is active and the input/output data. Port (D₂₁ ~ D₀) is enabled. 																												
PSA ₁ ~ PSA ₀	I	Port select address input pin <ul style="list-style-type: none"> • INR/OUTR ports connected to data input/output pins are selected according to the host MPU data bit length when MSM6992 is in slave mode, <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th rowspan="2">PSA1</th> <th rowspan="2">PSA0</th> <th colspan="3">Host CPU</th> </tr> <tr> <th>8-bit</th> <th>16-bit</th> <th>MSM6992</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>INR 21~16 OUTR 21~16 →D₅~D₀</td> <td>INR 21~16 OUTR 21~16 →D₅~D₀</td> <td>INR 21~0 OUTR 21~0 →D₂₁~D₀</td> </tr> <tr> <td>0</td> <td>1</td> <td>INR 15~8 OUTR 15~8 →D₇~D₀</td> <td>INR 15~0 OUTR 15~0 →D₁₅~D₀</td> <td>INR 21~0 OUTR 21~0 →D₂₁~D₀</td> </tr> <tr> <td>1</td> <td>0</td> <td>INR 7~0 OUTR 7~8 →D₇~D₀</td> <td>NOP</td> <td>INR 21~0 OUTR 21~0 →D₂₁~D₀</td> </tr> <tr> <td>1</td> <td>1</td> <td>NOP</td> <td>NOP</td> <td>INR 21~0 OUTR 21~0 →D₂₁~D₀</td> </tr> </tbody> </table>	PSA1	PSA0	Host CPU			8-bit	16-bit	MSM6992	0	0	INR 21~16 OUTR 21~16 →D ₅ ~D ₀	INR 21~16 OUTR 21~16 →D ₅ ~D ₀	INR 21~0 OUTR 21~0 →D ₂₁ ~D ₀	0	1	INR 15~8 OUTR 15~8 →D ₇ ~D ₀	INR 15~0 OUTR 15~0 →D ₁₅ ~D ₀	INR 21~0 OUTR 21~0 →D ₂₁ ~D ₀	1	0	INR 7~0 OUTR 7~8 →D ₇ ~D ₀	NOP	INR 21~0 OUTR 21~0 →D ₂₁ ~D ₀	1	1	NOP	NOP	INR 21~0 OUTR 21~0 →D ₂₁ ~D ₀
PSA1	PSA0	Host CPU																												
		8-bit	16-bit	MSM6992																										
0	0	INR 21~16 OUTR 21~16 →D ₅ ~D ₀	INR 21~16 OUTR 21~16 →D ₅ ~D ₀	INR 21~0 OUTR 21~0 →D ₂₁ ~D ₀																										
0	1	INR 15~8 OUTR 15~8 →D ₇ ~D ₀	INR 15~0 OUTR 15~0 →D ₁₅ ~D ₀	INR 21~0 OUTR 21~0 →D ₂₁ ~D ₀																										
1	0	INR 7~0 OUTR 7~8 →D ₇ ~D ₀	NOP	INR 21~0 OUTR 21~0 →D ₂₁ ~D ₀																										
1	1	NOP	NOP	INR 21~0 OUTR 21~0 →D ₂₁ ~D ₀																										

PIN DESCRIPTION (CONT.)

Pin symbol	I/O	Function
IORQ	O (3-state)	I/O request output pin <ul style="list-style-type: none"> • This signal indicates whether the write or read operation is with respect to external data memory or I/O device. I/O request when IORQ = "1" Data memory request when IORQ = "0"
$\overline{\text{BREQ}}$	O	Bus request output pin (active low) <ul style="list-style-type: none"> • Signal to request external data bus. • Access requests passed to external devices are invalid when this DSP is accessed by external MPU (CS = "0").
$\overline{\text{BACK}}$	I	Bus acknowledge input pin (active low) <ul style="list-style-type: none"> • Signal to indicate that external data bus is available. • The DSP has access to bus if request signal is sent to external device ($\overline{\text{BREQ}}$ = "0") and the $\overline{\text{BACK}}$ signal is active, that is, a full "hand shake" must take place.
$\overline{\text{DREQ}}$	O	DMA request output pin (active low) <ul style="list-style-type: none"> • Data transfer request signal for data transfer between external memory and the DSP when in DMA mode. • $\overline{\text{DREQ}}$ is reset after transfer of one word of data has been completed to maximize utilization of system bus.
$\overline{\text{DACK}}$	I	DMA acknowledge input pin (active low) <ul style="list-style-type: none"> • Input signal indicating DMA cycle is enabled by external DMA control.
TA	O	Table data access indicator <ul style="list-style-type: none"> • TA = "1" when data is read from the program memory.
$\overline{\text{RST}}$	I	Reset input pin (active low) <ul style="list-style-type: none"> • This signal initializes all internal states of DSP. • The reset signal must be applied for a period greater than one machine cycle. • If reset input signal is applied for more than five machine cycles, internal clock synchronization is effected in addition to internal initialization.
MCLK0,1	I	Master clock input pin <ul style="list-style-type: none"> • Master clock obtained by input of external clock ($50 \pm 10\%$ duty) with frequency four times the machine cycle
CLKO	O	Internal system clock output pin
V _{CC}	-	+5V power supply pin
GND	-	Ground pin

ELECTRICAL CHARACTERISTICS**Absolute Maximum Ratings**

Parameter	Symbol	Conditions	Limit	Unit
Supply voltage	V_{CC}	GND Basis	-0.5 ~ +7.0	V
Input voltage	V_{IN}		-0.5 ~ $V_{CC}+0.5$	V
Output voltage	V_{OUT}		-0.5 ~ $V_{CC}+0.5$	V
Storage temperature	T_{stg}		-65 ~ +150	°C
Power dissipation	P_d	$T_a = 25^{\circ}\text{C}$		W

Operating Range

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.75	5.00	5.25	V
Operating temperature	T_{OP}	0	25	70	°C
"H" input voltage	V_{IH}	2.2		$V_{CC}+0.3$	V
"L" input voltage	V_{IL}	-0.3		0.8	V

DC Characteristics $(V_{CC} = 5V \pm 5\%, T_a = 0 \sim 70^{\circ}\text{C})$

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input leak current	I_{LI}	$0 \leq V_{IN} \leq V_{CC}$	-10		10	μA
Output leak current	I_{LO}	$0 \leq V_{OUT} \leq V_{CC}$	-10		10	μA
"H" output current	V_{OH}	$I_{OH} = -400\mu\text{A}$	2.4			V
"L" output current	V_{OL}	$I_{OL} = 2.0\text{mA}$			0.4	V
Stand-by supply current	I_{CCS}	$0 \leq V_I \leq V_{CC}$		15		mA
Operation supply current	I_{CCO}	$t_{\phi MC} = 31.25\text{nS}$		80		mA

Capacitance

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input capacitance	C_{IN}	$f = 1\text{MHz}$			10	pF
Output capacitance	C_{OUT}				20	pF

AC Characteristics

● **Clock Timing**


($T_a = 0 \sim 70^\circ\text{C}$, $V_{DD} = 5V \pm 5\%$)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$t_{\phi MC}$	MCLK cycle time		31.25	—	DC	ns
$t_{\phi MH}$	MCLK high level pulse width		13	—	—	ns
$t_{\phi ML}$	MCLK low level pulse width		13	—	—	ns
$t_{\phi Mr}$	MCLK rise time	Voltage at timing measurement point = 0.8V & 2.2V	—	—	5	ns
$t_{\phi Mf}$	MCLK fall time		—	—	5	ns
$t_{\phi C}$	CLK0 cycle time		125	—	—	ns
$t_{\phi H}$	CLK0 high level pulse width		T-10	—	—	ns
$t_{\phi L}$	CLK0 low level pulse width		3T-20	—	—	ns
$t_{\phi r}$	CLK0 rise time	Voltage at timing measurement point = 0.8V & 2.2V	—	—	10	ns
$t_{\phi f}$	CLK0 fall time		—	—	10	ns
t_{RSTS}	\overline{RST} set-up to MCLK ↓		10	—	—	ns
t_{RSTH}	\overline{RST} hold after MCLK ↓		10	—	—	ns
t_{RSTW}	\overline{RST} pulse width		$2t_{\phi MC}^*$ $4t_{\phi MC}$	—	—	ns


$T = t_{\phi C} / 4$

* Refer to User's Manual.

Note 1: AC test input waveform



Note 2: Voltage at AC timing measurement point



External Instruction Operation

Symbol	Parameter	Condition	Min	Typ	Max	Unit
t _{PAD}	PA ₁₅ ~ PA ₀ output delay		—	—	55	ns
t _{PAH}	PA ₁₅ ~ PA ₀ hold after CLK0↓		-5	—	—	ns
t _{PDS}	PD ₃₁ ~ PD ₀ set-up to CLK0↓		24	—	—	ns
t _{PDH*}	PD ₃₁ ~ PD ₀ hold after CLK0↓		T	—	—	ns
t _{TAD}	TA Output delay		—	—	60	ns
t _{TAH}	TA hold after CLK0↓		—	—	40	ns

* When using MSM6992 at low speed, it is necessary to latch memory output once to satisfy hold time.

Write/Read Operation (Master mode)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
t _{AD}	A ₁₅ ~ A ₀ delay		—	—	50	ns
t _{AH}	A ₁₅ ~ A ₀ hold after CLK0↓		-5	—	—	ns
t _{WA}	A ₁₅ ~ A ₀ hold after WR↓		-15	—	—	ns
t _{WRD}	\overline{WR} output delay		—	—	T+20	ns
t _{WRH}	\overline{WR} hold after CLK0↓		—	—	20	ns
t _{WW}	\overline{WR} pulse width		3T-20	—	—	ns
t _{DOD}	D ₂₁ ~ D ₀ output delay	C _L =100pF	—	—	T+40	ns
t _{DOH}	D ₂₁ ~ D ₀ hold after CLK0↓	C _L =100pF	0	—	—	ns
t _{RDD}	\overline{RD} output delay CLK0↓		—	—	T+20	ns
t _{RDH}	\overline{RD} hold after CLK0↓		—	—	20	ns
t _{RR}	\overline{RD} pulse width		3T-20	—	—	ns
t _{DIS}	D ₂₁ ~ D ₀ set-up to CLK0	C _L =100pF	35	—	—	ns
t _{DIH}	D ₂₁ ~ D ₀ hold after CLK0↓	C _L =100pF	0	—	—	ns
t _{IOQD}	IORQ output delay		—	—	60	ns
t _{IOQH}	IORQ hold after CLK0↓		—	—	40	ns

Read/Write Operation (Slave mode)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
t _{AR}	\overline{CS} , PSA _{0,1} setup to \overline{RD} ↓		0	—	—	ns
t _{RA}	\overline{CS} , PSA _{0,1} hold after \overline{RD} ↑		20	—	—	ns
t _{RR}	\overline{RD} pulse width		50	—	—	ns
t _{RD}	D ₂₁ ~ D ₀ access from \overline{RD} ↓	C _L =100pF	—	—	60	ns
t _{DF}	D ₂₁ ~ D ₀ float after \overline{RD} ↓	C _L =100pF	10	—	100	ns
t _{AW}	\overline{CS} , PSA _{0,1} setup to \overline{WR} ↓		20	—	—	ns
t _{WA}	\overline{CS} , PSA _{0,1} hold after \overline{WR} ↓		20	—	—	ns
t _{WW}	\overline{WR} pulse width		50	—	—	ns
t _{DW}	D ₂₁ ~ D ₀ setup to \overline{WR} ↓	C _L =100pF	20	—	—	ns
t _{WD}	D ₂₁ ~ D ₀ hold after \overline{WR} ↓	C _L =100pF	30	—	—	ns
t _{CS}	\overline{CS} setup to CLK0↓		40	—	—	ns
t _{CH}	\overline{CS} hold after CLK0↓		0	—	—	ns
t _{DS}	D ₂₁ ~ D ₀ setup to CLK0↓	C _L =100pF	40	—	—	ns
t _{DH}	D ₂₁ ~ D ₀ hold after CLK0↓	C _L =100pF	0	—	—	ns

DMA Write/Read Operation

Symbol	Parameter	Condition	Min	Typ	Max	Unit
t _{DRQ}	\overline{DREQ} output delay (CLK0↓)		—	—	30	ns
t _{AKQ}	\overline{DREQ} output delay (\overline{DACK} ↓)		—	—	8T+30	ns
t _{AKS}	\overline{DACK} setup to CLK0↓		30	—	—	ns
t _{AKH}	\overline{DACK} hold after CLK0↓		10	—	—	ns
t _{AKC}	\overline{DACK} setup to $\overline{RD}/\overline{WR}$		0	—	—	ns
t _{CAK}	\overline{DACK} hold after $\overline{RD}/\overline{WR}$		20	—	—	ns
t _{RW}	$\overline{RD}/\overline{WR}$ pulse width		50	—	—	ns
t _{DC}	D ₂₁ ~ D ₀ setup to \overline{WR} ↓	C _L =100pF	20	—	—	ns
t _{CD}	D ₂₁ ~ D ₀ hold after \overline{WR} ↓	C _L =100pF	30	—	—	ns
t _{RD}	D ₂₁ ~ D ₀ access from \overline{RD} ↓	C _L =100pF	—	—	60	ns
t _{DF}	D ₂₁ ~ D ₀ float after \overline{RD} ↓	C _L =100pF	10	—	100	ns

BREQ & BACK Timing


Symbol	Parameter	Condition	Min	Typ	Max	Unit
t _{BRQ}	$\overline{\text{BREQ}}$ output delay (CLKO ↓)		–	–	50	ns
t _{BQK}	$\overline{\text{BACK}}$ output delay ($\overline{\text{BACK}}$ ↓)		–	–	8T+50	ns
t _{BKS}	$\overline{\text{BACK}}$ setup to CLKO ↓		30	–	–	ns
t _{BKH}	$\overline{\text{BACK}}$ hold after CLKO ↓		10	–	–	ns
t _{ZDA}	Address enable delay ($\overline{\text{BACK}}$ ↓)		–	–	4T+60	ns
t _{DZA}	Address disable delay ($\overline{\text{BACK}}$ ↑)		–	–	4T+60	ns
t _{ZDB}	Data Bus enable delay ($\overline{\text{BACK}}$ ↓)	C _L =100pF	–	–	5T+60	ns
t _{DZB}	Data Bus disable delay ($\overline{\text{BACK}}$ ↑)	C _L =100pF	–	–	4T+60	ns

Interrupt & Port Timing


Symbol	Parameter	Condition	Min	Typ	Max	Unit
t _{IPS}	$\overline{\text{ITP}}_0 \sim \overline{\text{ITP}}_2$ setup to CLKO ↓		40	–	–	ns
t _{IPH}	$\overline{\text{ITP}}_0 \sim \overline{\text{ITP}}_2$ hold after CLKO ↓		10	–	–	ns
t _{IFS}	IF ₀ ~ IF ₁ setup to CLKO ↓		40	–	–	ns
t _{IFH}	IF ₀ ~ IF ₁ hold after CLKO ↓		10	–	–	ns
t _{OFD}	OF ₀ ~ OF ₁ output delay		–	–	50	ns

◆ SIGNAL PROCESSOR · MSM6992 ◆


Note 3: Output HZ and DZ test load circuit




Note 4: Voltages at HZ and DZ timing measurement points




TIMING CHARTS




External Instruction Operation




Write/Read Operation (Master mode)




Read Operation (Slave mode)




8, 16 bits Write Operation (Slave mode)




22 bits Write Operation (Slave mode)




DMA Write/Read Operation BREQ & BACK Timing



BREQ & BACK Timing



Interrupt Timin



Port Input/Output Timing

