

# MB814265-60/-70

## CMOS 256K X 16BIT HYPER PAGE MODE DYNAMIC RAM

### CMOS 262,144 x 16 bit Hyper Page Mode Dynamic RAM

The Fujitsu MB814265 is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 16-bit increments. The MB814265 features the "hyper page" mode of operation which provides extended valid time for data output and higher speed random access of up to 512x16-bits of data within the same row than the fast page mode. The MB814265-60/-70 DRAMs are ideally suited for memory applications such as embedded control, buffer, portable computers, and video imaging equipment where very low power dissipation and high bandwidth are basic requirements of the design.

The MB814265 is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

#### PRODUCT LINE & FEATURES


Parameter		MB814265-60	MB814265-70
RAS Access Time		60ns max.	70ns max.
CAS Access Time		20ns max.	20ns max.
Address Access Time		30ns max.	35ns max.
Random Cycle Time		104ns max.	119ns min.
Hyper Page Mode Cycle Time		25ns min.	30ns min.
Low Power Dissipation	Operating current	523mW max.	462mw max.
	Standby current	11mW max. (TTL level) / 5.5mW max. (CMOS level)	

- 262,144 words x 16 bit organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2ms
- 9 rows x 9 columns, addressing scheme
- Early Write or  $\overline{OE}$  controlled Write capability
- RAS-only,  $\overline{CAS}$ -before-RAS, or Hidden Refresh
- Hyper page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

#### ABSOLUTE MAXIMUM RATINGS (see NOTE)


Parameter	Symbol	Value	Unit
Voltage at any pin relative to VSS	$V_{IN}, V_{OUT}$	-0.5 to +7	V
Voltage of $V_{CC}$ supply relative to VSS	$V_{CC}$	-0.5 to +7	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	$I_{OUT}$	-50 to +50	mA
Storage Temperature	$T_{STG}$	-55 to +125	°C
Temperature under Bias	$T_{BIAS}$	0 to +70	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



**Plastic SOJ Package**  
LCC-40P-M01

Marking side



**FPT-44P-M07**  
(Normal Bend)  
**Plastic TSOP Packages**

#### Package and Ordering Information

- 40-pin plastic (400mil) SOJ, order as MB814265-xxPJ
- 44-pin plastic (400mil) TSOP-II with normal bend leads, order as MB814265-xxPFTN

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


# - PRELIMINARY -

Edition 1.3

MB814265-60

MB814265-70



Fig. 1 - MB814265 DYNAMIC RAM - BLOCK DIAGRAM



## CAPACITANCE ( $T_A = 25^\circ\text{C}$ , $f = 1\text{MHz}$ )

Parameter	Symbol	Typ	Max	Unit
Input Capacitance, A0 to A8	$C_{IN1}$	—	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	$C_{IN2}$	—	7	pF
Input/Output Capacitance, DQ1 to DQ16	$C_{DQ}$	—	7	pF

## PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
A0 to A8	Address inputs. row : A0 to A8 column : A0 to A8 refresh : A0 to A8
RAS	Row address strobe.
LCAS	Lower column address strobe
UCAS	Upper column address strobe
WE	Write enable
OE	Output enable.
DQ1 to DQ16	Data Input/ Output
VCC	+5 volt power supply.
VSS	Circuit ground.
NC.	No connection

# - PRELIMINARY -

Edition 1.3

MB814265-60

MB814265-70

## RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Typ	Max	Unit	Ambient Operating Temp
Supply Voltage	1	$V_{CC}$	4.5	5.0	5.5	V	0 °C to +70 °C
		$V_{SS}$	0	0	0		
Input High Voltage, all inputs	1	$V_{IH}$	2.4	—	6.5	V	
Input Low Voltage, all inputs ( * )	1	$V_{IL}$	-0.3	—	0.8	V	

\* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

## FUNCTIONAL OPERATION

### ADDRESS INPUTS

Eighteen input bits are required to decode any sixteen of 4,194,304 cell addresses in the memory matrix. Since only nine address bits (A0 to A8) are available, the column and row inputs are separately strobed by  $\overline{LCAS}$  or  $\overline{UCAS}$  and  $\overline{RAS}$  as shown in Figure 1. First, nine row address bits are input on pins A0 through A9 and latched with the row address strobe ( $\overline{RAS}$ ) then, nine column address bits are input and latched with the column address strobe ( $\overline{LCAS}$  or  $\overline{UCAS}$ ). Both row and column addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{LCAS}$  or  $\overline{UCAS}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after  $t_{RAH}$  (min) +  $t_T$  is automatically treated as the column address.

### WRITE ENABLE

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

### DATA INPUT

Input data is written into memory in either of three basic ways : an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{LCAS}$  /  $\overline{UCAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ1-DQ8 is strobed by  $\overline{LCAS}$  and DQ9-DQ16 is strobed by  $\overline{UCAS}$  and the setup/hold times are referenced to each  $\overline{LCAS}$  and  $\overline{UCAS}$  because  $\overline{WE}$  goes Low before  $\overline{LCAS}$  /  $\overline{UCAS}$ . In a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{LCAS}$  /  $\overline{UCAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

### DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

- $t_{RAC}$  : from the falling edge of  $\overline{RAS}$  when  $t_{RCD}$  (max) is satisfied.
- $t_{CAC}$  : from the falling edge of  $\overline{LCAS}$  (for DQ1-DQ8)  $\overline{UCAS}$  (for DQ9-DQ16) when  $t_{RCD}$  is greater than  $t_{RCD}$  (max).
- $t_{AA}$  : from column address input when  $t_{RAD}$  is greater than  $t_{RAD}$  (max), and  $t_{RCD}$  (max.) is satisfied.
- $t_{OEA}$  : from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after  $t_{RAC}$ ,  $t_{CAC}$ , or  $t_{AA}$ .
- $t_{O EZ}$  : from  $\overline{OE}$  inactive.
- $t_{OFF}$  : from  $\overline{CAS}$  inactive while  $\overline{RAS}$  inactive.
- $t_{OFR}$  : from  $\overline{RAS}$  inactive while  $\overline{CAS}$  inactive.
- $t_{WEZ}$  : from  $\overline{WE}$  active while  $\overline{CAS}$  inactive.

The data remains valid after either  $\overline{OE}$  is inactive, or both  $\overline{RAS}$  and  $\overline{LCAS}$  (and/or  $\overline{UCAS}$ ) are inactive, or  $\overline{CAS}$  is reactivated. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

### HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of 512x16-bits can be accessed and, when multiple MB814265s are used,  $\overline{CAS}$  is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when  $\overline{CAS}$  is inactive until  $\overline{CAS}$  is reactivated.

# - PRELIMINARY -

Edition 1.3

MB814265-60

MB814265-70

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Notes 3

Parameter	Notes	Symbol	Conditions	Value		Unit
				Min	Max	
Output high voltage	1	$V_{OH}$	$I_{OH} = -5 \text{ mA}$	2.4	—	V
Output low voltage	1	$V_{OL}$	$I_{OL} = 4.2 \text{ mA}$	—	0.4	
Input leakage current (any input)		$I_{I(L)}$	$0V \leq V_{IN} \leq 5.5V$ ; $4.5V \leq V_{CC} \leq 5.5V$ ; $V_{SS} = 0V$ ; All other pins not under test = $0V$	-10	10	$\mu\text{A}$
Output leakage current		$I_{DQ(L)}$	$0V \leq V_{OUT} \leq 5.5V$ ; Data out disabled	-10	10	
Operating current (Average power supply current)	MB814265-60	$I_{CC1}$	RAS, LCAS & UCAS cycling; $t_{RC} = \text{min}$	—	95	mA
	MB814265-70				84	
Standby current (Power supply current)	TTL level	$I_{CC2}$	$RAS = LCAS = UCAS = V_{IH}$	—	2.0	mA
	CMOS level		$RAS = LCAS = UCAS \geq V_{CC} - 0.2V$		1.0	
Refresh current #1 (Average power supply current)	MB814265-60	$I_{CC3}$	LCAS = UCAS = $V_{IH}$ , RAS cycling; $t_{RC} = \text{min}$	—	95	mA
	MB814265-70				84	
Hyper Page Mode current	MB814265-60	$I_{CC4}$	RAS = $V_{IL}$ , LCAS / UCAS cycling; $t_{HPC} = \text{min}$	—	95	mA
	MB814265-70				84	
Refresh current #2 (Average power supply current)	MB814265-60	$I_{CC5}$	RAS cycling; CAS-before-RAS; $t_{RC} = \text{min}$	—	95	mA
	MB814265-70				84	

# - PRELIMINARY -

Edition 1.3

MB814265-60

MB814265-70

## AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB814265-60		MB814265-70		Unit
				Min	Max	Min	Max	
1	Time Between Refresh		$t_{REF}$	—	8.2	—	8.2	ms
2	Random Read/Write Cycle Time		$t_{RC}$	104	—	119	—	ns
3	Read-Modify-Write Cycle Time		$t_{RWC}$	138	—	158	—	ns
4	Access Time from RAS	6,9	$t_{RAC}$	—	60	—	70	ns
5	Access Time from CAS	7,9	$t_{CAC}$	—	20	—	20	ns
6	Column Address Access Time	8,9	$t_{AA}$	—	30	—	35	ns
7	Output Hold Time		$t_{OH}$	5	—	5	—	ns
8	Output Hold Time from CAS		$t_{OHC}$	5	—	5	—	ns
9	Output Buffer Turn On Delay Time		$t_{ON}$	0	—	0	—	ns
10	Output Buffer Turn off Delay Time	10	$t_{OFF}$	—	15	—	15	ns
11	Output Buffer Turn Off Delay Time from RAS		$t_{OFR}$	—	15	—	15	ns
12	Output Buffer Turn Off Delay Time from WE		$t_{WEZ}$	—	15	—	15	ns
13	Transition Time		$t_T$	1	50	1	50	ns
14	RAS Precharge Time		$t_{RP}$	40	—	45	—	ns
15	RAS Pulse Width		$t_{RAS}$	60	100000	70	100000	ns
16	RAS Hold Time		$t_{RSH}$	20	—	20	—	ns
17	CAS to RAS Precharge Time	21	$t_{CRP}$	0	—	0	—	ns
18	RAS to CAS Delay Time	11,12,22	$t_{RCD}$	14	40	14	50	ns
19	CAS Pulse Width		$t_{CAS}$	10	—	10	—	ns
20	CAS Hold Time		$t_{CSH}$	40	—	50	—	ns
21	CAS Precharge Time (Normal)	19	$t_{CPN}$	10	—	10	—	ns
22	Row Address Setup Time		$t_{ASR}$	0	—	0	—	ns
23	Row Address Hold Time		$t_{RAH}$	10	—	10	—	ns
24	Column Address Setup Time		$t_{ASC}$	0	—	0	—	ns
25	Column Address Hold Time		$t_{CAH}$	10	—	10	—	ns
26	RAS to Column Address Delay Time	13	$t_{RAD}$	12	30	12	35	ns
27	Column Address to RAS Lead Time		$t_{RAL}$	30	—	35	—	ns
28	Column Address to CAS Lead Time		$t_{CAL}$	23	—	28	—	ns
29	Read Command Setup Time		$t_{RCS}$	0	—	0	—	ns
30	Read Command Hold Time Referenced to RAS	14	$t_{RRH}$	0	—	0	—	ns
31	Read Command Hold Time Referenced to CAS	14	$t_{RCH}$	0	—	0	—	ns
32	Write Command Setup Time	15	$t_{WCS}$	0	—	0	—	ns
33	Write Command Hold Time		$t_{WCH}$	10	—	10	—	ns
34	WE Pulse Width		$t_{WP}$	10	—	10	—	ns
35	Write Command to RAS Lead Time		$t_{RWL}$	15	—	20	—	ns
36	Write Command to CAS Lead Time		$t_{CWL}$	10	—	10	—	ns
37	DIN Setup Time		$t_{DS}$	0	—	0	—	ns
38	DIN Hold Time		$t_{DH}$	10	—	10	—	ns
39	RAS to WE Delay Time		$t_{RWD}$	77	—	87	—	ns

# - PRELIMINARY -

Edition 1.3

MB814265-60

MB814265-70

## AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB814265-60		MB814265-70		Unit
				Min	Max	Min	Max	
40	CAS to WE Delay Time		t <sub>CWD</sub>	37	—	37	—	ns
41	Column Address to WE Delay Time		t <sub>AWD</sub>	47	—	52	—	ns
42	RAS Precharge Time to CAS Active Time (Refresh cycles)		t <sub>RPC</sub>	10	—	10	—	ns
43	CAS Set Up Time for CAS-before-RAS Refresh		t <sub>CSR</sub>	0	—	0	—	ns
44	CAS Hold Time for CAS-before-RAS Refresh		t <sub>CHR</sub>	10	—	10	—	ns
45	Access Time from OE	9	t <sub>OEA</sub>	—	20	—	20	ns
46	Output Buffer Turn Off Delay from OE	10	t <sub>OEZ</sub>	—	15	—	15	ns
47	OE to RAS Lead Time for Valid Data		t <sub>OEL</sub>	10	—	10	—	ns
48	OE to CAS Lead Time		t <sub>COL</sub>	5	—	5	—	ns
49	OE Hold Time Referenced to WE	16	t <sub>OEH</sub>	0	—	0	—	ns
50	OE to Data In Delay Time		t <sub>OED</sub>	15	—	15	—	ns
51	DIN to CAS Delay Time	17	t <sub>DZC</sub>	0	—	0	—	ns
52	DIN to OE Delay Time	17	t <sub>DZO</sub>	0	—	0	—	ns
53	CAS to Data In Delay Time		t <sub>CDD</sub>	15	—	15	—	ns
54	RAS to Data In Delay Time		t <sub>RDD</sub>	15	—	15	—	ns
55	Column Address Hold Time from RAS		t <sub>AR</sub>	26	—	26	—	ns
56	Write Command Hold Time from RAS		t <sub>WCR</sub>	24	—	24	—	ns
57	DIN Hold Time Referenced to RAS		t <sub>DHR</sub>	24	—	24	—	ns
58	OE Precharge Time		t <sub>OEP</sub>	10	—	10	—	ns
59	OE Hold Time Referenced to CAS		t <sub>OECH</sub>	10	—	10	—	ns
60	WE Precharge Time		t <sub>WPZ</sub>	10	—	10	—	ns
61	WE to Data In Delay Time		t <sub>WED</sub>	15	—	15	—	ns
62	Hyper Page Mode RAS Pulse Width		t <sub>RASP</sub>	60	200000	70	200000	ns
63	Hyper Page Mode Read/Write Cycle Time		t <sub>HPC</sub>	25	—	30	—	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time		t <sub>HPRWC</sub>	66	—	71	—	ns
65	Access Time from CAS Precharge	9,18	t <sub>CPA</sub>	—	35	—	40	ns
66	Hyper Page Mode CAS Pulse width		t <sub>CP</sub>	10	—	10	—	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge		t <sub>RHCP</sub>	35	—	40	—	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time		t <sub>CPWD</sub>	52	—	57	—	ns

# - PRELIMINARY -


Edition 1.3

MB814265-60

MB814265-70

## Notes:

1. Referenced to  $V_{SS}$ . To all  $V_{CC}(V_{SS})$  pins, the same supply voltage should be applied.
2.  $t_{CC}$  depends on the output load conditions and cycle rates; The specified values are obtained with the output open.  
 $t_{CC}$  depends on the number of address change as  $\overline{RAS} = V_{IL}$  and  $\overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$ ,  $V_{IL} > -0.3V$ .  
 $t_{CC1}$ ,  $t_{CC3}$  and  $t_{CC5}$  are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$ .  
 $t_{CC4}$  is specified at one time of address change during one Page cycle.
3. An initial pause ( $\overline{RAS} = \overline{CAS} = V_{IH}$ ) of  $200\mu s$  is required after power-up followed by any eight  $\overline{RAS}$ -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight  $\overline{CAS}$ -before- $\overline{RAS}$  initialization cycles instead of 8  $\overline{RAS}$  cycles are required.
4. AC characteristics assume  $t_T = 5ns$ .
5.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Also transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$ .
6. Assumes that  $t_{RCD} \leq t_{RCD}(\max)$ ,  $t_{RAD} \leq t_{RAD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will be increased by the amount that  $t_{RCD}$  exceeds the value shown. Refer to Fig. 2 and 3.
7. If  $t_{RCD} \geq t_{RCD}(\max)$ ,  $t_{RAD} \geq t_{RAD}(\max)$ , and  $t_{ASC} \geq t_{AA} - t_{CAC} - t_T$ , access time is  $t_{CAC}$ .
8. If  $t_{RAD} \geq t_{RAD}(\max)$  and  $t_{ASC} \leq t_{AA} - t_{CAC} - t_T$ , access time is  $t_{AA}$ .
9. Measured with a load equivalent to two TTL loads and 100 pF.
10.  $t_{OFF}$  and  $t_{OEZ}$  are specified that output buffer change to high impedance state.
11. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, access time is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .
12.  $t_{RCD}(\min) = t_{RAH}(\min) + 2t_T + t_{ASC}(\min)$ .
13. Operation within the  $t_{RAD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, access time is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .
14. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
15.  $t_{WCS}$  is specified as a reference point only. If  $t_{WCS} \geq t_{WCS}(\min)$  the data output pin will remain High-Z state through entire cycle.
16. Assumes that  $t_{WCS} < t_{WCS}(\min)$ .
17. Either  $t_{DZC}$  or  $t_{DZO}$  must be satisfied.
18.  $t_{CPA}$  is access time from the selection of a new column address (that is caused by changing both  $\overline{UCAS}$  and  $\overline{LCAS}$  from "L" to "H"). Therefore, if  $t_{CP}$  is long,  $t_{CPA}$  is longer than  $t_{CPA}(\max)$ .
19. Assumes that  $\overline{CAS}$ -before- $\overline{RAS}$  refresh.
20. The last  $\overline{CAS}$  rising edge.
21. The first  $\overline{CAS}$  falling edge.



## FUNCTIONAL TRUTH TABLE


Operation Mode	Clock Input					Address		Input/Output Data				Refresh	Note
	RAS	LCAS	UCAS	WE	OE	Row	Column	DQ1 to DQ8		DQ9 to DQ16			
								Input	Output	Input	Output		
Standby	H	H	H	X	X	-	-	-	High-Z	-	High-Z	-	
Read Cycle	L	L H L	H L L	H	L	Valid	Valid	-	Valid High-Z Valid	-	High-Z Valid Valid	Yes. *	$t_{RCS} \geq t_{RCS}(\text{min.})$
Write Cycle (Early Write)	L	L H L	H L L	L	X	Valid	Valid	Valid - Valid	High-Z	-	Valid Valid High-Z	Yes. *	$t_{WCS} \geq t_{WCS}(\text{min.})$
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid - Valid	Valid High-Z Valid	-	High-Z Valid Valid	Yes. *	
RAS-only Refresh Cycle	L	H	H	X	X	Valid	-	-	High-Z	-	High-Z	Yes.	
CAS-before-RAS Refresh Cycle	L	L	L	X	X	-	-	-	High-Z	-	High-Z	Yes.	$t_{CSR} \geq t_{CSR}(\text{min.})$
Hidden Refresh Cycle	H→L	L H L	H L L	H	L	-	-	-	Valid High-Z Valid	-	High-Z Valid Valid	Yes.	Previous data is kept

X; "H" or "L"

\*; It is impossible in Hyper Page Mode



**Fig. 6 - EARLY WRITE CYCLE**



 "H" or "L"

**DESCRIPTION**

A write cycle is similar to a read cycle except  $\overline{WE}$  is set to a Low state and  $\overline{OE}$  is an "H" or "L" signal. A write cycle can be implemented in either of three ways - early write, delayed write, or read-modify-write. During all write cycles, timing parameters  $t_{RWL}$ ,  $t_{CWL}$ ,  $t_{RAL}$  and  $t_{CAL}$  must be satisfied. In the early write cycle shown above  $t_{WCS}$  satisfied, data on the DQ pins are latched with the falling edge of  $\overline{LCAS}$  or  $\overline{UCAS}$  and written into memory.


# - PRELIMINARY -

Edition 1.3

MB814265-60

MB814265-70

**Fig. 7 - DELAYED WRITE CYCLE ( $\overline{OE}$  CONTROLLED)**



**DESCRIPTION**

In the delayed write cycle,  $t_{WCS}$  is not satisfied; thus, the data on the DQ pins are latched with the falling edge of  $\overline{WE}$  and written into memory. The Output Enable ( $\overline{OE}$ ) signal must be changed from Low to High before  $\overline{WE}$  goes Low ( $t_{OED} + t_T + t_{DS}$ ).








# - PRELIMINARY -

Edition 1.3


MB814265-60

MB814265-70

Fig. 11 - HYPER PAGE MODE READ CYCLE ( $\overline{WE} = \text{"H" or "L"}$ )




During one cycle is achieved, the input/output timing apply the same manner as the former cycle.



## DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining RAS at a Low level and WE at a High level during all successive memory cycles in which the row address is latched. The access time is determined by  $t_{CAC}$ ,  $t_{AA}$ ,  $t_{CPA}$ , or  $t_{OEA}$ , whichever one is the latest in occurring.

**Fig. 12 - HYPER PAGE MODE EARLY WRITE CYCLE**



During one cycle is achieved, the input/output timing apply the same manner as the former cycle.



**DESCRIPTION**

The hyper page mode early write cycle is executed in the same manner as the hyper page mode read cycle except the states of  $\overline{WE}$  and  $\overline{OE}$  are reversed. Data appearing on the DQ1 to DQ8 is latched on the falling edge of  $\overline{LCAS}$  and one appearing on the DQ9 to DQ16 is latched on the falling edge of  $\overline{UCAS}$  and the data is written into the memory. During the hyper page mode early write cycle, including the delayed ( $\overline{OE}$ ) write and read-modify-write cycles,  $t_{CWL}$  must be satisfied.


# - PRELIMINARY -

Edition 1.3

MB814265-60

MB814265-70

**Fig. 13 - HYPER PAGE MODE DELAYED WRITE CYCLE**




"H" or "L"  
 Invalid Data

**DESCRIPTION**

The hyper page mode delayed write cycle is executed in the same manner as the hyper page mode early write cycle except for the states of  $\overline{WE}$  and  $\overline{OE}$ . Input data on the DQ pins are latched on the falling edge of  $\overline{WE}$  and written into memory. In the hyper page mode delayed write cycle,  $\overline{OE}$  must be changed from Low to High before  $\overline{WE}$  goes Low ( $t_{OED} + t_r + t_{DS}$ ).

**Fig. 14 - HYPER PAGE MODE READ/WRITE MIXED CYCLE**




**DESCRIPTION**

The hyper page mode performs read/write operations repetitively during one  $\overline{RAS}$  cycle. At this time,  $t_{HPC}$  (min.) is invalid.



**Fig. 16 -  $\overline{\text{RAS}}$ -ONLY REFRESH ( $\overline{\text{WE}} = \overline{\text{OE}} = \text{"H"}$  or "L")**




**DESCRIPTION**

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available:  $\overline{\text{RAS}}$ -only refresh,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh, and hidden refresh.

$\overline{\text{RAS}}$ -only refresh is performed by keeping  $\overline{\text{RAS}}$  Low and  $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}}$  High throughout the cycle; the row address to be refreshed is latched on the falling edge of  $\overline{\text{RAS}}$ . During  $\overline{\text{RAS}}$ -only refresh, DQ pins are kept in a high-impedance state.

**Fig. 17 -  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH (ADDRESSES =  $\overline{\text{WE}} = \overline{\text{OE}} = \text{"H"}$  or "L")**



**DESCRIPTION**

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$  is held Low for the specified setup time ( $t_{\text{CSR}}$ ) before  $\overline{\text{RAS}}$  goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh operation.





# - PRELIMINARY -


Edition 1.3

MB814265-60

MB814265-70

## PACKAGE DIMENSIONS

(Suffix : -PJ)



# - PRELIMINARY -


Edition 1.3

MB814265-60

MB814265-70

## PACKAGE DIMENSIONS (Continued)

(Suffix : -PFTN)



**- PRELIMINARY -**

Edition 1.3

**MB814265-60**

**MB814265-70**

---

**Notes**

---

# **– PRELIMINARY –**

**Edition 1.3**

**MB814265-60**

**MB814265-70**

---

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The products described in this document are not intended for use in equipment requiring high reliability, such as marine relays and medical lifesupport systems. For such applications, contact your Fujitsu sales representative.

If the products and technologies described in this document are controlled by the Foreign Exchange and Foreign Trade Control Act established in Japan, their export is subject to prior approval based on the side act.

# **- PRELIMINARY -**

Edition 1.3

**MB814265-60**

**MB814265-70**

---

Visit our web site for the latest information:

**<http://www.fujitsumicro.com>**

## **Fujitsu Microelectronics, Inc.**

### **Customer Response Center:**

For semiconductor products, flat panel displays, and PC cards in the U.S., Canada and Mexico, please contact the Fujitsu Microelectronics Customer Response Center (CRC). The CRC provides a single point of contact for resolving customer issues and answering technical questions.

- Web:** Click on Tech Support in the FMI home page, then submit our form
- Tel:** Telephone: 1-800-866-8608 Monday through Friday, 7 to 5 PST  
Outside U.S., Canada & Mexico call: 010-1-408-922-9000 and ask  
for the Customer Response Center. *(Note: Country Code may vary)*
- Fax:** (408) 922-9179
- E-Mail:** [fmirc@fmi.fujitsu.com](mailto:fmirc@fmi.fujitsu.com)

**MP-DRAM-DS-20096-5/96**