



Integrated Device Technology, Inc.

# 256KB/512KB PIPELINED BURST FUSION™ MEMORY SECONDARY CACHE MODULES

**PRELIMINARY**  
**IDT7MPV6204**  
**IDT7MPV6205**  
**IDT7MPV6306**  
**IDT7MPV6308**

## FEATURES

- For Intel Pentium CPU-based systems
- Low-cost, low-profile card edge module with 160 leads
- Uses FCI connector from the CELP2X80SCXXX family
- Operates with external Pentium CPU speeds up to 66MHz
- Master and Slave module options
- Separate 5V (±5%) and 3.3V (±10%) power supplies
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Compatible with Mosys MCache™

in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. In addition, each of the modules uses a single 5V 8-bit wide SRAM for the tag. Extremely high speeds are achieved using IDT's high-reliability, low cost CMOS technology. The memory 1-T cell architecture allow IDT to pass on cost benefits where support from the appropriate core logic chipsets is present.

The data RAMs and a tag RAM provide an exact interface between the module and the chipset. Four PD (presence detect) input pins allow the system to determine presence of the cache.

The low profile card edge package allows 160 signal leads to be placed on a package 4.35" long, a maximum of 0.35" thick and a maximum of 1.14" tall.


All inputs and outputs are TTL-compatible and operate from separate 5V (±5%) and 3.3V (±10%) power supplies. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

## DESCRIPTION

The IDT7MPV6204/05 and IDT7MPV6306/08 modules belong to a family of secondary caches intended for use with Intel Pentium CPU-based systems. The IDT7MPV6204/05/6306/08 use IDT's 71F432 32K x 32 pipelined Fusion Memory

## FUNCTIONAL BLOCK DIAGRAM

### IDT7MPV6204/5 – 256KB VERSION




3518 drw 01

The IDT logo and Fusion are registered trademarks of Integrated Device Technology, Inc. Intel and Pentium are trademarks of the Intel Corporation. MCache is a trademark of Mosys, Inc.

**COMMERCIAL TEMPERATURE RANGE**

**JUNE 1996**

**FUNCTIONAL BLOCK DIAGRAM**  
**IDT7MPV6306/8 – 512KB VERSION**



3518 drw 02

**RECOMMENDED DC  
OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC3	Supply Voltage	3.0	3.3	3.6	V
VCC5	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	V
VIH	Input High Voltage	2.2	—	Vcc + 0.3	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

- NOTE:** 3518 tbl 01  
 1. Power sequencing. VCC5 must be > VCC3 at all times, including during power up.  
 2. VIL = -1.0V for pulse width less than 5ns, once per cycle.

**RECOMMENDED OPERATING  
TEMPERATURE AND SUPPLY VOLTAGE**

Power Plane	Ambient Temperature	GND	Vcc
VCC3	0°C to +70°C	0V	3.3V ± 10%
VCC5	0°C to +70°C	0V	5.0V ± 5%

3518 tbl 02

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.5	V
VTERM for VCC3	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

- NOTE:** 3518 tbl 03  
 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**PIN CONFIGURATION**

GND	81	1	GND
TIO1	82	2	TIO0
TIO7	83	3	TIO2
TIO5	84	4	TIO6
TIO3	85	5	TIO4
<sup>(1)</sup> N/C	86	6	N/C <sup>(1)</sup>
VCC5	87	7	VCC3
<sup>(1)</sup> N/C	88	8	TWE#
CADV#	89	9	CADSc#
GND	90	10	GND
OE#	91	11	WE#4
WE#5	92	12	WE#6
WE#7	93	13	WE#0
WE#1	94	14	WE#2
VCC5	95	15	VCC3
WE#3	96	16	CS#
FO	97	17	GW#
N/C	98	18	BWE#
GND	99	19	GND
RESET#	100	20	A3
A4	101	21	A7
A6	102	22	A5
A8	103	23	A11
A10	104	24	A16
VCC5	105	25	VCC3
A17	106	26	A18 <sup>(2)</sup>
GND	107	27	GND
A9	108	28	A12
A14	109	29	A13
A15	110	30	CADSP#
H/WR#	111	31	ECS# <sup>(3)</sup>
PD0	112	32	ECS# <sup>(3)</sup>
PD2	113	33	PD1
<sup>(4)</sup> LBO#	114	34	PD3
GND	115	35	GND
CLK0	116	36	CLK1 <sup>(2)</sup>
GND	117	37	GND
D83	118	38	D82
VCC5	119	39	VCC3
D61	120	40	D80
D59	121	41	D58
D57	122	42	D56
GND	123	43	GND
D55	124	44	D54
D53	125	45	D52
D51	126	46	D50
D49	127	47	D48
GND	128	48	GND
D47	129	49	D46
D45	130	50	D44
D43	131	51	D42
VCC5	132	52	VCC3
D41	133	53	D40
D39	134	54	D38
D37	135	55	D36
GND	136	56	GND
D35	137	57	D34
D33	138	58	D32
D31	139	59	D30
VCC5	140	60	VCC3
D29	141	61	D28
D27	142	62	D26
D25	143	63	D24
GND	144	64	GND
D23	145	65	D22
D21	146	66	D20
D19	147	67	D18
VCC5	148	68	VCC3
D17	149	69	D16
D15	150	70	D14
D13	151	71	D12
GND	152	72	GND
D11	153	73	D10
D9	154	74	D8
D7	155	75	D6
VCC5	156	76	VCC3
D5	167	77	D4
D3	158	78	D2
D1	159	79	D0
GND	160	80	GND

**LOW PROFILE CARD EDGE MODULE  
TOP VIEW**

- NOTES:** 3518 drw 03  
 1. These pins are reserved for 11-bit tag versions of these modules.  
 2. These pins are no connects for the IDT7MPV6204/05.  
 3. These pins are connected only for the 256KB module versions. If this module is not used as a 256KB upgrade to an existing 256KB already present in the system, then these pins should be tied to GND.  
 4. This version of the 7MPV6204/05/6306/08 does not have the LBO# feature. This pin is tied to a 4.7KΩ pull-up resistor.

### PIN NAMES

A3 – A18	Address Inputs
D0 – D63	Cache Data Inputs/Outputs
TIO0 – TIO7	Tag Inputs/Outputs
OE#	Cache Data Output Enable Input
TWE#	Tag Write Enable Input
WE#0 – WE#7	Cache Data Write Enable Inputs
CS#	Cache Data Chip Enable Input
CADSc#	Cache Address Status Input
CADSp#	Processor Address Status Input
CADV#	Burst Address Advance
GW#	Global Write Input
BWE#	Byte Write Enable Input
ECS#1	Expansion Chip Select Input
ECS#2	Expansion Chip Select Output
CLK0 – CLK1	Clock Inputs
PD0 – PD3	Presence Detect Pins
F0	Special Function
RESET#	Host bus reset signal
H/WR#	Host bus W/R# signal
NC	No Connect
GND	Ground
Vcc5	5 Volt Power Supply
Vcc3	3.3 Volt Power Supply

3518 tbl 04

### PRESENCE DETECT TABLE

PD3	PD2	PD1	PD0	Module
NC	NC	NC	NC	No cache present
NC	GND	NC	NC	IDT7MPV6204/5
GND	GND	NC	NC	IDT7MPV6306/8

3518 tbl 05

### SRAM ACCESS TIMES

Module Speed	Burst <sup>(1)</sup>	Tag
66MHz	7.0ns	15ns

**NOTE:**

1. Burst RAMs are measured by Clock to Data Out (tco).

3518 tbl 06

### CAPACITANCE (IDT7MPV6204/05,6306/08)<sup>(1, 2)</sup> (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter	Condition	Max.	Unit
CIN1	Input Capacitance (Address)	VIN = 0V	20/30	pF
CIN2	Input Capacitance (CA3-CA4)	VIN = 0V	—	pF
CIN3	Input Capacitance (OE#)	VIN = 0V	15/25	pF
CIN4	Input Capacitance (WE#, TWE#)	VIN = 0V	8	pF
CIO	I/O Capacitance	VOU = 0V	10/20	pF

**NOTES:**

1. These parameters are guaranteed by design but not tested.
2. These parameters are maximum values.

3518 tbl 07

### DC ELECTRICAL CHARACTERISTICS


(Vcc5 = 5.0V ± 5%, Vcc3 = 3.3V ± 10%, TA = 0°C to 70°C)

Symbol	Parameter	Test Condition	Min.	6204/05,6306/08		Unit
					Max.	
II <sub>L1</sub>	Input Leakage Current (Address)	Vcc = Max, VIN = GND to Vcc	—		30	μA
II <sub>L1</sub>	Input Leakage Current (Data and Control)	Vcc = Max, VIN = GND to Vcc	—		10	μA
II <sub>L0</sub>	Output Leakage Current	VOUT = 0V to Vcc, Vcc = Max.	—		10	μA
VO <sub>L</sub>	Output Low Voltage	IOL = 8mA, Vcc = Min.	—		0.4	V
VO <sub>H</sub>	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4		—	V
ICC3	Operating 3.3V Power Supply Current	Vcc3 = Max., CE ≤ VIL, f = fMAX, Outputs Open	—		40	mA
ICC5	Operating 5V Power Supply Current	Vcc5 = Max., CE ≤ VIL, f = fMAX, Outputs Open	—		260	mA

**AC TEST CONDITIONS – 5V POWER SUPPLY**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2


3518 tbl 09



\*including scope and jig capacitances

**Figure 1. Output Load**

3518 drw 04



\*including scope and jig capacitances


**Figure 2. Output Load  
 (for tOHZ, tCHZ, tOLZ and tCLZ)**

3518 drw 05

**AC TEST CONDITIONS – 3.3V POWER SUPPLY**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 3 and 4


3150 tbl 10



\*including scope and jig capacitances

**Figure 3. Output Load**

3518 drw 06




\*including scope and jig capacitances

**Figure 4. Output Load  
 (for tOHZ, tCHZ, tOLZ and tCLZ)**

3518 drw 07



**ORDERING INFORMATION**



3518 drw 10