


MwT-12

18 GHz High Power GaAs FET

- 0.5 WATT POWER OUTPUT AT 12 GHz
- +39 dBm THIRD ORDER INTERCEPT
- HIGH ASSOCIATED GAIN
- 0.3 MICRON REFRACTORY METAL/GOLD GATE
- 900 MICRON GATE WIDTH
- DIAMOND-LIKE CARBON PASSIVATION



DESCRIPTION

The MwT-12 is a GaAs MESFET device whose nominal quarter-micron gate length and 900 micron gate width make it ideally suited to applications requiring high-power output in the 2 GHz to 18 GHz frequency range. The straight gate geometry of the MwT-12 makes it equally effective for either wideband (ex. 6 to 18 GHz) or narrow-band applications. The chip is produced using MwT's reliable metal system and all devices are screened to insure reliability. All chips are passivated using MwT's patented "Diamond-Like Carbon" process for increased durability. Designers can use MwT's unique BIN selection feature to choose devices from narrow Idss ranges, insuring consistent circuit operation.

RF SPECIFICATIONS AT Ta = 25°C

				MwT-12 HP	
SYMBOL	PARAMETERS AND CONDITIONS	FREQ	UNITS	MIN	TYP
P1dB	Output Power at 1dB Compression VDS=6.0V IDS = 150 mA	12GHZ	dBm	26.0	27.0
SSG	Small Signal Gain VDS = 6.0 V IDS = 150 mA	12GHZ	dB	7.5	8.0
PAE	Power Added Efficiency VDS = 6.0 V IDS = 150 mA	12GHZ	%	25	35
IDSS	Recommended IDSS Range for Optimum P1dB		mA		240-330



DC SPECIFICATIONS AT Ta = 25 °C


SYMBOL	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
Idss	Saturated Drain Current Vds=4.0 V VGS=0.0 V	mA	90		360
Gm	Transconductance Vds=2.0 V VGS=0.0 V	mS	108	120	
Vp	Pinch-off Voltage Vds=3.0 V IDS=6.0mA	V		-2.0	-5.0
BVGSO	Gate-to-Source Breakdown Voltage IGS=-0.6mA	V	-6.0	-12.0	
BVGDO	Gate-to-Drain Breakdown Voltage IGD=-0.6mA	V	-8.0	-12.0	
Rth	Thermal Resistance MwT-12 Chip	°CW		55	

MAXIMUM RATINGS AT Ta = 25 °C


SYMBOL	PARAMETER	UNITS	CONT MAX ¹	ABSOLUTE MAX ²
VDS	Drain to Source Voltage	V	See Safe Operating Limits	
Tch	Channel Temperature	°C	+150	+175
Tst	Storage Temperature	°C	-65 to +150	+175
Pin	RF Input Power	mW	360	540

NOTES: 1. Exceeding any one of these limits in continuous operation may reduce the mean-time-to-failure below the design goals.
2. Exceeding any one of these limits may cause permanent damage.

SAFE OPERATING LIMITS vs. Case Temperature



DEVICE EQUIVALENT CIRCUIT MODEL





PARAMETER		VALUE	
Gate Bond Wire Inductance	Lg	0.15	nH
Gate Pad Capacitance	Cpg	0.30	pF
Gate-Source Capacitance	Cgs	0.85	pF
Channel Resistance	Ri	2.73	Ω
Gate-Drain Capacitance	Cgd	0.03	pF
Transconductance	gm	140.0	mS
Transit time	tau	0.7	psec
Source Resistance	Rs	0.30	Ω
Source Inductance	Ls	0.05	nH
Drain-Source Resistance	Rds	90.0	Ω
Drain-Source Capacitance	Cds	0.04	pF

PARAMETER		VALUE	
Drain Resistance	Rd	1.04	Ω
Drain Pad Capacitance	Cpd	0.218	pF
Drain Bond Wire Inductance	Ld	0.132	nH
Gate Resistance	Rg	0.10	Ω

RECOMMENDED ASSEMBLY CONFIGURATION

Shown below is the assembly and bonding configuration used for S-Parameter measurements of the MwT-12 chip. This configuration is recommended for optimum performance. For single-bias applications the gold blocks may be replaced by capacitors. An additional interconnecting bond would then be required. Contact MwT for additional applications information.



BIN SELECTION

Every MwT-12 wafer has been probed for Idss and the data stored on computer disk. Customers may select from Idss values in any of 18 current bins, as shown below, to insure consistent performance in their circuit. The shaded bins are typically available in smaller quantity and caution is advised before designing these bins into high production applications. MwT's "Smart Wafer Picker" reads the stored Idss Data from the disk and devices from customer selected bins are quickly and automatically picked from the wafer and loaded into shipping containers.

BIN#	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
IDSS	90	105	120	135	150	165	180	195	210	225	240	255	270	285	300	315	330	345
(mA)	105	120	135	150	165	180	195	210	225	240	255	270	285	300	315	330	345	360

BIN ACCURACY

Due to the effects of temperature, dc loading and probe tip varnishing, the IDSS from the "on wafer" probing of any MwT device may differ after it has been attached to a proper heat sink and tested in an RF or DC circuit.

Because of the aforementioned effects, the IDSS distribution may deviate as much as +/- 1 bin within the range identified on the label of each die shipping container, and +/- 2 bins within the selected range.

TYPICAL COMMON SOURCE SCATTERING PARAMETERS

MwT-12 CHIP: VDS = 6.0 V, IDS = 0.6 IDSS = 150 mA

FREQUENCY (MHz)	S11		S21		S12		S22	
	MAG	ANG	MAG	ANG	MAG	ANG	MAG	ANG
1000	.96	-49.9	7.68	148.6	.03	63.8	.38	-28.0
2000	.90	-85.4	6.12	126.1	.05	46.5	.34	-50.0
3000	.88	-111.9	4.94	108.7	.06	34.9	.32	-65.3
4000	.85	-129.8	3.97	95.7	.06	27.8	.31	-76.2
5000	.84	-142.6	3.33	85.6	.06	24.9	.31	-84.4
6000	.84	-152.8	2.85	76.5	.06	21.4	.32	-91.9
7000	.84	-161.3	2.46	68.2	.06	19.4	.34	-98.4
8000	.84	-167.8	2.15	61.4	.06	17.8	.36	-104.2
9000	.84	-173.5	1.92	55.1	.06	16.2	.38	-109.8
10000	.85	-178.5	1.74	49.0	.05	15.9	.40	-115.1
12000	.87	-171.8	1.46	37.1	.05	27.2	.45	-124.2
14000	.87	164.0	1.23	25.7	.06	35.5	.50	-132.3
16000	.88	158.6	1.06	16.2	.06	32.9	.54	-140.3
18000	.81	151.9	0.94	6.9	.06	41.0	.58	-146.8
20000	.91	144.2	0.81	-3.0	.06	49.3	.61	-153.1
22000	.91	139.5	0.73	-10.4	.08	43.8	.66	-158.9
24000	.92	134.4	0.68	-19.9	.08	38.1	.70	-165.1
26000	.95	127.4	0.63	-29.8	.09	35.4	.73	-170.7

DEVICE HANDLING PROCEDURE

- 1) Open package in clean room environment only.
- 2) GaAs FETs are sensitive to electrostatic discharge. Precautions should be taken in handling, die attachment, and bonding to assure that Maximum Ratings are not exceeded as a result of electrical discharge.
- 3) Chips have been cleaned and are ready for die attachment. DO NOT attempt to re-clean.
- 4) Assembly should be performed with parts no hotter than 300° C. All circuit components (such as resistors and capacitors) should be assembled completely before the FET is die attached. Assembly should be performed as quickly as possible. In general, no chip should be left at 300°C for over 2 minutes.
- 5) Die attach with clean AuSn alloy under forming gas at 280 to 300° C. Scrub chip down with tweezers. Thermal resistance is critically dependent on this operation.
- 6) Thermasonic wedge bonding is recommended. A .0015 in. bond flat wedge at 125 to 150° C should be used with a heater stage temperature of 200 to 225° C. Apply 15 to 20 grams of bond force to .001 in. diameter gold wire with an elongation of 2 to 5%.
- 7) Store in a clean, dry, inert environment such as nitrogen at room temperature.
- 8) CAUTION: Handling of chips other than as specified above may cause permanent damage.