

Precision, Multiplying CMOS D/A Converters DAC-HA Series

FEATURES

- 10, 12 & 14 Bit Binary Models
- 3 Digit BCD Model
- 20 MHz Reference Bandwidth
- 2 ppm/°C Gain Tempco
- +5V and +15V Supply Versions
- Input Protected

GENERAL DESCRIPTION


The DAC-HA Series are new, high performance multiplying digital to analog converters specifically designed for critical applications. The series features 10, 12, and 14 bit models and a 3 digit BCD model with a choice of either +5V or +15V power supply options. They are fabricated with advanced thin-film hybrid technology combining low ON-resistance CMOS switches with a precision laser trimmed R-2R ladder network. The ladder network is deposited on glass to realize low distributed capacitance resulting in a 20 MHz minimum reference bandwidth. Digital and power supply inputs are protected against overvoltage and latchup.

The DAC-HA series offer significant performance advantages over similar monolithic multiplying DAC's while retaining the industry 7500 series pin compatibility. Tightly controlled process parameters hold the ladder resistance to 10K ohms $\pm 30\%$ rather than the -50% , $+100\%$ tolerance common to monolithic versions. Close temperature tracking between the R-2R ladder and the feedback resistor results in a typical gain tempco of 2 ppm/°C. Linearity error is $\pm \frac{1}{2}$ LSB max. for the 10 and 12 bit models and ± 1 LSB max. for the 14 bit model.

The +5V supply versions draw only 1 μ A of supply current while the +15V supply versions draw 1.4 mA; both have optimized accuracy at the specified supply voltages. Different models are also available for three standard operating temperature ranges along with MIL-STD-883 level B versions. The units are packaged in hermetically sealed 16, 18, or 20 pin ceramic packages for the 10, 12, and 14 bit versions respectively.

Applications include digitally controlled attenuators, automatic gain control circuits, CRT character generation, one, two or four quadrant multiplier circuits, one or two quadrant divider circuits, complex function circuits and automatic bridge circuits.

CAUTION: These devices contain CMOS circuits and should be handled with standard anti-static procedures.



INPUT/OUTPUT CONNECTIONS

DAC-HA10B		DAC-HA12B, 12D		DAC-HA14B	
PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION
1	OUTPUT 1	1	OUTPUT 1	1	OUTPUT 1
2	OUTPUT 2	2	OUTPUT 2	2	OUTPUT 2
3	GROUND	3	GROUND	3	GROUND
4	BIT 1 IN (MSB)	4	BIT 1 IN (MSB)	4	BIT 1 IN (MSB)
5	BIT 2 IN	5	BIT 2 IN	5	BIT 2 IN
6	BIT 3 IN	6	BIT 3 IN	6	BIT 3 IN
7	BIT 4 IN	7	BIT 4 IN	7	BIT 4 IN
8	BIT 5 IN	8	BIT 5 IN	8	BIT 5 IN
9	BIT 6 IN	9	BIT 6 IN	9	BIT 6 IN
10	BIT 7 IN	10	BIT 7 IN	10	BIT 7 IN
11	BIT 8 IN	11	BIT 8 IN	11	BIT 8 IN
12	BIT 9 IN	12	BIT 9 IN	12	BIT 9 IN
13	BIT 10 IN (LSB)	13	BIT 10 IN	13	BIT 10 IN
14	+VDD	14	BIT 11 IN	14	BIT 11 IN
15	REFERENCE IN	15	BIT 12 IN (LSB)	15	BIT 12 IN
16	FEEDBACK	16	+VDD	16	BIT 13 IN
		17	REFERENCE IN	17	BIT 14 IN (LSB)
		18	FEEDBACK	18	+VDD
				19	REFERENCE IN
				20	FEEDBACK

Precision, Multiplying CMOS D/A Converters DAC-HA Series

Data Acquisition

SPECIFICATIONS, DAC-HA SERIES Typical at 25 °C, $V_{REF} = +10V$, $5V$ standard or $-15V$ optional, power supply

	DAC-HA14B	DAC-HA12B	DAC-HA12D	DAC-HA10B
MAXIMUM RATINGS				
V_{DD} , +5V Supply Option	+15V, -10V	*	*	*
V_{DD} , +15V Supply Option	+40V, -30V	*	*	*
Logic Input Voltage	+10V, -5V	*	*	*
Reference Input Voltage	$\pm 25V$	*	*	*
Output 1 or Output 2 Voltage	+5V, -0.5V	*	*	*
Feedback Resistor to Gnd	$\pm 25V$	*	*	*
INPUTS				
Resolution	14 Bits	12 Bits	12 Bits	10 Bits
Coding, Unipolar Operation	Straight Binary	*	BCD	*
Coding, Bipolar Operation	Offset Binary	*	—	*
Logic Threshold, Bit ON ("1") ²	$\geq +4.0V$	*	*	*
Logic Threshold, Bit OFF ("0") ²	$\leq +1.0V$	*	*	*
Logic Input Current ³	$\pm 1 \mu A$	*	*	*
Reference Input Voltage Range	$\pm 12V$	*	*	*
Reference Input Resistance	10K $\pm 30\%$	*	*	*
Reference Input Resistance vs Temp.	0 to +50 ppm/°C	*	*	*
OUTPUTS				
Output Current Range, Either Output	$\pm V_{REF}/R_{IN}$	*	*	*
Output Capacitance, Output 1 ⁴	260 pF	260 pF	260 pF	55 pF
Output Capacitance, Output 2 ⁴	160 pF	160 pF	160 pF	18 pF
Output Capacitance, Output 1 ⁵	160 pF	160 pF	160 pF	18 pF
Output Capacitance, Output 2 ⁵	260 pF	260 pF	260 pF	55 pF
PERFORMANCE				
Integral Linearity Error ⁶ , max.	± 1 LSB	$\pm \frac{1}{2}$ LSB	$\pm \frac{1}{2}$ LSB	$\pm \frac{1}{2}$ LSB
Differential Linearity Error ⁶	$\pm \frac{1}{2}$ LSB typ. ± 1 LSB max.	$\pm \frac{1}{4}$ LSB typ. $\pm \frac{1}{2}$ LSB max.	$\pm \frac{1}{4}$ LSB typ. $\pm \frac{1}{2}$ LSB max.	$\pm \frac{1}{4}$ LSB typ. $\pm \frac{1}{2}$ LSB max.
Differential Linearity Error Over Temp ⁶	± 2 LSB max.	± 1 LSB max.	± 1 LSB max.	± 1 LSB max.
Gain Linearity Error, max.	± 1 LSB	$\pm \frac{1}{2}$ LSB	$\pm \frac{1}{2}$ LSB	$\pm \frac{1}{2}$ LSB
Gain Error, Before Trimming ⁷	+0, -0.2%	*	*	*
Output Leakage Current, max. ⁸	100 pA	100 pA	100 pA	50 pA
Gain Temp. Coefficient, ppm/°C ⁹	2 typ, 5 max.	2 typ, 5 max.	2 typ, 5 max.	7 typ, 20 max.
Monotonicity	At 25°C	Over Temp Range	Over Temp Range	Over Temp Range
Output Current Settling Time, max. ¹⁰	7 μ sec.	5 μ sec.	5 μ sec.	1.3 μ sec.
Reference Input Bandwidth, -3 dB	20 MHz	*	*	*
Feedthrough at 20 KHz	0.025%	0.025%	0.025%	0.01%
Power Supply Rejection	5 ppm of FSR/%	5 ppm of FSR/%	5 ppm of FSR/%	0.01% of FSR/%
POWER REQUIREMENT				
Standard Version Supply Voltage	+5 VDC	*	*	*
Standard Version Supply Range	+3V to +7.5V	*	*	*
Standard Version Supply Current, max.	1 μA	*	*	*
Optional Version Supply Voltage ¹	+15 VDC	*	*	*
Optional Version Supply Range	+7.5V to +20V	*	*	*
Optional Version Supply Current, max.	1.4 mA	*	*	*
PHYSICAL-ENVIRONMENTAL				
Operating Temp. Range, C Suffix	0°C to 70°C	*	*	*
R Suffix	-25°C to +85°C	*	*	*
M Suffix	-55°C to +125°C	*	*	*
Storage Temp. Range	-65°C to +150°C	*	*	*
Package Type, Ceramic	20 Pin DIP	18 Pin DIP	18 Pin DIP	16 Pin DIP

NOTES:

*Specification same as first column.

- The optional +15V version is designated by the Suffix - 1.
- Interfaces with TTL logic. See Technical Notes
- Over Operating Temperature Range
- All Digital Inputs HI
- All Digital Inputs LO
- $V_{OUT1} = V_{OUT2} = \pm 200$ mV
- Adjustable to Zero
- At +125°C Leakages are 100 nA and 50 nA max. respectively.
- Using feedback resistor.
- To $\frac{1}{2}$ LSB for full scale digital input change.

THEORY OF OPERATION

The circuit of the DAC-HA series uses a precision, thin-film R-2R ladder network with $R = 10\text{K ohms} \pm 30\%$, as shown in Figure 1. An external reference source is applied at the input of the network, and, depending on the digital input code, the resulting current is split between the Output 1 and Output 2 terminals. The switches at the bottom of the 20K network resistors are low on-resistance, single pole double throw CMOS devices of the type shown in Figure 2. The equivalent input impedance seen by the reference source is shown in Figure 3.




Figure 1. PRECISION DAC-HA CIRCUIT

From the reference end of the network, the input current divides in two at each successive junction as it flows down the ladder. It should be noted that the 20K terminating resistor at the right end of the network goes to Output 2 in the DAC-HA series rather than to ground as in monolithic devices of the 7500 type. The output currents at Output 1 and Output 2 represent the digital complements of one another except for a 1 LSB analog difference. The result is that when Output 1 and Output 2 are added together they always sum to the reference input current.

Furthermore, with a digital input code of 1000...0000, the two output currents are precisely equal. Therefore, in 4 quadrant multiplying applications where the two outputs are subtracted, the result is zero. With 7500 series monolithic units these currents do not cancel each other and an additional 1 LSB offset current must be externally provided to give exact cancellation.

The DAC-HA series are designed to be used with an external operational amplifier which converts the current output into a voltage. Since the feedback resistor tracks the ladder network with temperature, the resulting gain tempco is $\pm 2 \text{ ppm}/^\circ\text{C}$ typical except for the 10 bit model. If the output current is used without the internal feedback resistor, the output current tempco is then 0 to $-50 \text{ ppm}/^\circ\text{C}$.




Figure 2. SINGLE POLE DOUBLE THROW CMOS SWITCH

With an external amplifier at Output 1 the output voltage ranges from zero to $-V_{REF} (1-2^{-n})$, depending on the input code. If an external amplifier is used at Output 2 with the same value of feedback resistor, the output voltage ranges from zero to $-V_{REF}$ depending on input code.

The DAC-HA series have optimized linearity for the two power supply options +5V and +15V. It should be noted that while 7500 series devices operate over a +5V to +15V supply range, nonlinearity increases as the supply voltage is decreased from +15V.

To realize the specified linearity, it is necessary to carefully zero the input offset voltage of the amplifier or amplifiers used at the outputs. The input offset voltage should be zeroed to less than $\pm 0.1 \text{ mV}$ in order to have negligible effect on accuracy. Actually the two offset voltages can be as large as $\pm 200 \text{ mV}$ if they are within $\pm 0.1 \text{ mV}$ of each other.




Figure 3. EQUIVALENT INPUT IMPEDANCE OF DAC-HA REFERENCE INPUT

CODING TABLE

CODE	SCALE	OUTPUT 1	OUTPUT 2
1111...11	FS-1 LSB	$I_{IN} (1-2^{-n})$	$I_{IN} (2^{-n})$
1100...00	+3/4 FS	$I_{IN} (2^{-1} + 2^{-2})$	$I_{IN} (2^{-2})$
1000...01	+1/2 FS + 1 LSB	$I_{IN} (2^{-1} + 2^{-n})$	$I_{IN} (2^{-1} - 2^{-n})$
1000...00	+1/2 FS	$I_{IN} (2^{-1})$	$I_{IN} (2^{-1})$
0100...00	+1/4 FS	$I_{IN} (2^{-2})$	$I_{IN} (2^{-1} + 2^{-2})$
0000...01	+1 LSB	$I_{IN} (2^{-n})$	$I_{IN} (1-2^{-n})$
0000...00	0	$I_{IN} (0)$	$I_{IN} (1)$

NOTE: $I_{IN} = \frac{V_{REF}}{R_{IN}}$

where R_{IN} is ladder network impedance, or $10\text{k} \pm 30\%$

OUTPUT EQUATIONS

$$\text{OUTPUT 1} = I_{IN} (a_1 2^{-1} + a_2 2^{-2} + a_3 2^{-3} + \dots + a_n 2^{-n})$$

$$\text{OUTPUT 2} = I_{IN} (\bar{a}_1 2^{-1} + \bar{a}_2 2^{-2} + \bar{a}_3 2^{-3} + \dots + \bar{a}_n 2^{-n} + 2^{-n})$$


"a's" are digital coefficients, 0 or 1.
n = converter resolution in bits

TECHNICAL NOTES

1. CAUTION. The DAC-HA series contains MOS devices and should be handled carefully to prevent static charge pickup that might damage the units. The converters should be kept in conductive foam until ready for installation. During installation the user should be grounded by means of a conductive wrist strap. Do not insert or remove these devices from their sockets unless power is turned off.
2. Unused digital inputs should be connected to ground or to +5V, never left open.
3. In general, pull-up resistors are not required for TTL logic interfacing. The DAC-HA series will interface directly with all standard TTL circuits and operate within specifications.
4. The logic input voltages are stated as $\leq +1.0V$ for a logic "0" and $\geq +4.0V$ for a logic "1" at the recommended power supply voltages of +5V or +15V. For other supply voltages in the specified range, the logic "1" level becomes $V_{DD}-1$ for the 5V version and $\frac{V_{DD}}{3}-1$ for the +15V version.
5. For interfacing with HNIL or CMOS logic where logic HI is greater than +5V, CD4050 interface circuits should be used and connected as shown in the applications diagram.
6. The DAC-HA series devices are protected against both power supply and logic input overvoltages by means of series thin-film resistors. The result is that these devices are free from latch-up problems which have been associated with some CMOS multiplying DAC circuits in the past.
7. While the DAC-HA series gives optimum accuracy at recommended supply voltage and at room temperature, the maximum linearity error is ± 1 LSB over both specified supply range and temperature range for the 10 and 12 bit models and is ± 2 LSB for the 14 bit model.
8. The supply current is given as the quiescent value. The current increases to 200 μA max. for the +5V version and 1.6 mA max. for the +15V version with all bits switched at a 10 KHz rate at 50% duty cycle. Supply current increases at the rate of 1 μA per KHz of switching frequency.
9. The noise output of the DAC-HA devices can be computed from the Johnson noise of the resistance between either output terminal and ground. This resistance varies with input code from 6.67K (based on nominal ladder resistance of 10K) to 30K for Output 2 and from 6.67K to infinity for Output 1. When using an output amplifier at either output the feedback resistor is then in parallel with the ladder resistance, and the noise gain of the amplifier must also be used in the computation.
10. Feedthrough, which is specified at 20 KHz, is due to capacitive coupling from the reference input to the output, and increases directly with frequency. The frequency of the reference input is only limited by the amount of feedthrough error.
11. With most output amplifiers a small feedback capacitor across the feedback resistor is necessary to compensate for the output capacitance of the DAC-HA. By using a small trim capacitor, the compensation can be adjusted for optimum response.
12. It is recommended that output amplifiers with less than 25 nA input bias current be used with the DAC-HA series. This permits precise adjustment of the output voltage to zero with all digital inputs OFF and at the same time assures that the input offset voltage is minimized. For most applications the 356 type op amp is an excellent choice. For faster response, however, Date's AM-462 is recommended.


CONNECTIONS

DAC-HA CONNECTION WITH 356 OUTPUT AMPLIFIER




*Use 3 to 30pF trim capacitor and adjust for optimum step response.

DAC-HA CONNECTION FOR FAST VOLTAGE OUTPUT USING DATEL AM-462 MONOLITHIC OPERATIONAL AMPLIFIER




*Use 3 to 30pF trim capacitor and adjust for optimum step response.

CMOS OR HNIL LOGIC INTERFACE




APPLICATIONS


2 QUADRANT MULTIPLICATION (DIGITAL ATTENUATOR)



4 QUADRANT MULTIPLICATION



DIVISION CIRCUIT USING DAC-HA



$$(D) = \text{Digital Input} = (a_1 2^{-1} + a_2 2^{-2} + a_3 2^{-3} + \dots + a_n 2^{-n})$$


$$I_1 = \frac{\text{OUT}(D)}{R} \quad \text{where } R \text{ is internal ladder resistance} = 10K$$

$$I_1 = \frac{-Z}{R} \quad R \text{ is feedback resistor which is matched to internal ladder resistance.}$$

$$\frac{\text{OUT}(D)}{R} = \frac{-Z}{R} \quad \boxed{\text{OUT} = \frac{-Z}{(D)}}$$

The circuit is stable for $\pm Z$.


A × B × C CIRCUIT




DIMENSIONS & ORDERING

MECHANICAL DIMENSIONS—INCHES (MM)


**16-PIN DIP
CERAMIC PACKAGE**



**18-PIN DIP
CERAMIC PACKAGE**



**20-PIN DIP
CERAMIC PACKAGE**



ORDERING INFORMATION

MODEL	OPERATING TEMP. RANGE	POWER SUPPLY	PRICE (1-24)	MODEL	OPERATING TEMP. RANGE	POWER SUPPLY	PRICE (1-24)
DAC-HA10BC	0 to 70°C	+5 VDC		DAC-HA10BC-1	0 to 70°C	+15 VDC	
DAC-HA10BR	-25 to +85°C	+5 VDC		DAC-HA10BR-1	-25 to +85°C	+15 VDC	
DAC-HA10BM	-55 to +125°C	+5 VDC		DAC-HA10BM-1	-55 to +125°C	+15 VDC	
DAC-HA12BC	0 to 70°C	+5 VDC		DAC-HA12BC-1	0 to 70°C	+15 VDC	
DAC-HA12BR	-25 to +85°C	+5 VDC		DAC-HA12BR-1	-25 to +85°C	+15 VDC	
DAC-HA12BM	-55 to +125°C	+5 VDC		DAC-HA12BM-1	-55 to +125°C	+15 VDC	
DAC-HA12DC	0 to 70°C	+5 VDC		DAC-HA12DC-1	0 to 70°C	+15 VDC	
DAC-HA12DR	-25 to +85°C	+5 VDC		DAC-HA12DR-1	-25 to +85°C	+15 VDC	
DAC-HA12DM	-55 to +125°C	+5 VDC		DAC-HA12DM-1	-55 to +125°C	+15 VDC	
DAC-HA14BC	0 to 70°C	+5 VDC		DAC-HA14BC-1	0 to 70°C	+15 VDC	
DAC-HA14BR	-25 to +85°C	+5 VDC		DAC-HA14BR-1	-25 to +85°C	+15 VDC	
DAC-HA14BM	-55 to +125°C	+5 VDC		DAC-HA14BM-1	-55 to +125°C	+15 VDC	

Trimming Potentiometer: TP50 (50 ohms)

For high reliability versions of the DAC-HA series including units screened to MIL-STD-883 level B, contact factory.

THESE CONVERTERS ARE COVERED BY GSA CONTRACT