

DN74LS190 *N74LS190*

Synchronous BCD Up/ Down Counters (with Up/ Down Mode Control)


Description

DN74LS190 is a synchronous decade up/down counter with up/down control inputs and set inputs.


Features

- Up/down switching according to up/down control input
- Asynchronous set input
- Enable input
- Easy cascade connection
- High-speed counting ($f_{max} = 25\text{MHz}$ typical)
- Wide operating temperature range ($T_a = -20$ to $+75^\circ\text{C}$)

Logic diagram



P-2




16-pin plastic DIL package

P-5



16-pin Panafat package (SO-16D)

Pin configuration (top view)



Recommended operating conditions

Parameter	Sym	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.75	5.00	5.25	V
Output current	I_{OH}			-400	μA
	I_{OL}			8	mA
Operating temperature range	T_{opr}	-20	25	75	$^\circ\text{C}$
Clock frequency	f_{clock}	0		20	MHz
Clock pulse width	$t_W (CP)$	30			ns
Load pulse width	$t_W (Load)$	35			ns
Set-up time	t_{su}	20			ns
Hold time	t_h	0			ns
Enable time	t_{enable}	40			ns

■ DC characteristics (Ta = -20 ~ +75°C)

Parameter		Sym	Test conditions	Min	Typ*	Max	Unit
Input voltage		V _{IH}		2.0			V
		V _{IL}				0.8	V
Output voltage		V _{OH}	V _{CC} = 4.75V, I _{OH} = -400 μA V _{IH} = 2V, V _{IL} = 0.8V	2.7	3.4		V
		V _{OL}	V _{CC} = 4.75V V _{IH} = 2V V _{IL} = 0.8V				
			I _{OL} = 4mA		0.25	0.4	V
			I _{OL} = 8mA		0.35	0.5	V
Input current	Enable	I _{IH}	V _{CC} = 5.25V V _I = 2.7V			60	μA
	Others					20	μA
	Enable	I _{IL}	V _{CC} = 5.25V V _I = 0.4V			-1.2	mA
	Others					-0.4	mA
	Enable	I _I	V _{CC} = 5.25V V _I = 7V			0.3	mA
	Others					0.1	mA
Output short circuit current**		I _{OS}	V _{CC} = 5.25V V _O = 0V	-15		-100	mA
Input clamp voltage		V _{IK}	V _{CC} = 4.75V I _I = -18mA			-1.5	V
Supply current***		I _{CC}	V _{CC} = 5.25V		20	35	mA

* When constant at V_{CC} = 5V, Ta = 25°C.

** Only one output at a time short circuited to GND. Also, short circuit time to GND within 1 second.

*** Measured with all outputs open and all inputs grounded.


■ Switching characteristics (V_{CC} = 5V, Ta = 25°C)

Parameter	Sym	Inputs	Outputs	Test conditions	Min	Typ	Max	Unit	
Maximum clock frequency	f _{max}	Clock	Q _A , Q _B Q _C , Q _D	C _L = 15pF R _L = 2kΩ	20	25		MHz	
Propagation delay time	t _{PLH}	Load	Q _A , Q _B Q _C , Q _D				22	30	ns
	t _{PHL}						33	50	ns
	t _{PLH}	A, B C, D	Q _A , Q _B Q _C , Q _D				20	32	ns
	t _{PHL}						27	50	ns
	t _{PLH}	Clock	Ripple Clock				13	20	ns
	t _{PHL}						16	24	ns
	t _{PLH}	Clock	Q _A , Q _B Q _C , Q _D				16	24	ns
	t _{PHL}						24	42	ns
	t _{PLH}	Clock	Max/Min				28	42	ns
	t _{PHL}						37	52	ns
	t _{PLH}	Down/Up	Ripple Clock				30	45	ns
	t _{PHL}						30	45	ns
	t _{PLH}	Down/Up	Max/Min				21	33	ns
	t _{PHL}						22	33	ns
	t _{PLH}	Enable	Ripple Clock				21	33	ns
	t _{PHL}						22	33	ns

※ Switching parameter measurement information


(1) f_{max} , t_{PLH} , t_{PHL} (Clock \rightarrow Q, \bar{Q})

1. Measurement circuit



1. Number of pulse generators increased as needed.
2. C_L includes probe and tool floating capacitance.
3. Diodes are all MA161.


2. Waveforms



Notes

1. Input waveform: $t_r \leq 15ns$, $t_f \leq 6ns$, PRR = 1MHz, duty cycle = 50%.


Waveforms 1 Load \rightarrow Q, Date \rightarrow Q



Notes

1. All other inputs are 4.5V.


Waveforms-2 G \rightarrow Ripple CP, CP \rightarrow Ripple CP, Down/UP \rightarrow Ripple CP, Down/Up \rightarrow Max/Min



Notes

1. All data inputs are 0V.


Waveforms-3 Clock → Q



Notes

1. When measuring Q_A , Q_B , and Q_C outputs, refer to the solid line for data inputs A, B, and C, and to the dashed line for input D.
2. When measuring Q_D output, refer to the solid line for data inputs A and D; B and C inputs are 0V.


Waveforms-4 Clock → Max/Min



Notes

1. Refer to the dashed line for data inputs B and C, and to the solid line for data input D.

■ Timing chart



Count order

1. Load (set) at 7 (BCD).
2. Count up at 8, 9 (max), 0, 1, 2.
3. Inhibit.
4. Count down at 1, 0 (min), 9, 8, 7.