

Integrated Device Technology, Inc.

**8K x 8  
16K x 8  
CMOS DUAL-PORT STATIC  
RAM MODULE (SLAVE)**

**IDT7M144S  
IDT7M145S**

**FEATURES:**

- High-density 64K/128K CMOS SLAVE Dual-Port static RAM modules
- 16K x 8 (IDT7M145) or 8K x 8 (IDT7M144) option
- Easily expands data bus width to 16-or-more-bits when used with MASTER IDT7M134 or IDT7M135 modules
- Fully asynchronous read/write operation from either port
- Fast access time
  - commercial: 30ns (max.)
  - military: 40ns (max.)
- Low-power consumption
- **BUSY** output flags
- Dual Vcc and GND pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Single 5V ( $\pm 10\%$ ) power supply

**DESCRIPTION:**

The IDT7M144/IDT7M145 are 64K/128K high-speed CEMOS™ SLAVE Dual-Port static RAM modules constructed on a multi-layered, co-fired, ceramic substrate using four IDT7142 2K x 8 SLAVE dual-port static RAMs (IDT7M144) or eight IDT7142 SLAVE dual-port static RAMs (IDT7M145) in leadless chip carriers. Dual-port function is achieved by utilization of the two on-board IDT54/IDT74FCT138 decoder circuits that interpret the higher order addresses AL11-13 and AR11-13 to select one of the

eight 2K x 8 dual-port static RAMs. (On IDT7M144 8K x 8 option, the AL13 and AR13 need to be externally grounded and the selection becomes one of the four 2K x 8 dual-port static RAMs).

The IDT7M144/IDT7M145 are designed as "SLAVE" dual-port static RAM modules to be used together with the IDT7M135/IDT7M135 "MASTER" dual-port RAM modules in 16-or-more-bit systems, whereas the IDT7M134/IDT7M135 are designed to be used as stand-alone 8-bit dual-port static RAM modules. Using the IDT MASTER/SLAVE dual-port static RAM module approach in 16-or-more-bit memory system applications results in full speed operation without the need for additional discrete logic.

Both SLAVE IDT7M144/IDT7M145 and MASTER IDT7M134/IDT7M135 modules provide two ports with separate control, address and I/O pins that permit independent asynchronous access for reads or writes to any location in the memory. The **BUSY** flags are provided for the situation when both ports simultaneously access the same memory location. **BUSY** is set at speeds that permit the processor to hold the operation and its respective address and data. The delayed port will have access when **BUSY** goes high (inactive). The **BUSY** pins are outputs on the MASTER and inputs on the SLAVE.

All military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883 Class B, making them ideally suited for applications demanding the highest level of performance and reliability.

**PIN CONFIGURATION (3)**

GND	<input type="checkbox"/>	1	<input type="checkbox"/>	58	Vcc
CSL	<input type="checkbox"/>	2	<input type="checkbox"/>	57	CSR
R/WL	<input type="checkbox"/>	3	<input type="checkbox"/>	56	R/WR
NC	<input type="checkbox"/>	4	<input type="checkbox"/>	55	NC
BUSY <sup>(2)</sup>	<input type="checkbox"/>	5	<input type="checkbox"/>	54	BUSYR <sup>(2)</sup>
OEL	<input type="checkbox"/>	6	<input type="checkbox"/>	53	OER
A0L	<input type="checkbox"/>	7	<input type="checkbox"/>	52	A0R
A1L	<input type="checkbox"/>	8	<input type="checkbox"/>	51	A1R
A2L	<input type="checkbox"/>	9	<input type="checkbox"/>	50	A2R
A3L	<input type="checkbox"/>	10	<input type="checkbox"/>	49	A3R
A4L	<input type="checkbox"/>	11	<input type="checkbox"/>	48	A4R
A5L	<input type="checkbox"/>	12	<input type="checkbox"/>	47	A5R
A6L	<input type="checkbox"/>	13	<input type="checkbox"/>	46	A6R
A7L	<input type="checkbox"/>	14	<input type="checkbox"/>	45	A7R
A8L	<input type="checkbox"/>	15	<input type="checkbox"/>	44	A8R
A9L	<input type="checkbox"/>	16	<input type="checkbox"/>	43	A9R
A10L	<input type="checkbox"/>	17	<input type="checkbox"/>	42	A10R
A11L	<input type="checkbox"/>	18	<input type="checkbox"/>	41	A11R
A12L	<input type="checkbox"/>	19	<input type="checkbox"/>	40	A12R
A13L <sup>(1)</sup>	<input type="checkbox"/>	20	<input type="checkbox"/>	39	A13R <sup>(1)</sup>
I/O 0L	<input type="checkbox"/>	21	<input type="checkbox"/>	38	I/O0R
I/O 1L	<input type="checkbox"/>	22	<input type="checkbox"/>	37	I/O1R
I/O 2L	<input type="checkbox"/>	23	<input type="checkbox"/>	36	I/O2R
I/O 3L	<input type="checkbox"/>	24	<input type="checkbox"/>	35	I/O3R
I/O 4L	<input type="checkbox"/>	25	<input type="checkbox"/>	34	I/O4R
I/O 5L	<input type="checkbox"/>	26	<input type="checkbox"/>	33	I/O5R
I/O 6L	<input type="checkbox"/>	27	<input type="checkbox"/>	32	I/O6R
I/O 7L	<input type="checkbox"/>	28	<input type="checkbox"/>	31	I/O7R
GND	<input type="checkbox"/>	29	<input type="checkbox"/>	30	Vcc

DIP  
TOP VIEW

2587 dwg 01

**PIN NAMES**

Left Port	Right Port	Names
A0L-A13L	A0R-A13R	Address Input
I/O0L-I/O7L	I/O0R-I/O7R	Data Input/Output
CSL	CSR	Chip Select
R/WL	R/WR	Read/Write Enable
OEL	OER	Output Enable
BUSYL	BUSYR	BUSY Input
Vcc	Vcc	Power
GND	GND	Ground

**NOTES:**

1. On 8K x 8 IDT7M144 option, A13L and A13R need to be externally connected to ground for proper operation.
2. IDT7M134/IDT7M135 (MASTER): **BUSY** is open drain output and requires pull up resistor. IDT7M144/IDT7M145 (SLAVE): **BUSY** is input.
3. For module dimensions, please refer to module drawing M12 in the packaging section.


CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**

**SEPTEMBER 1990**


FUNCTIONAL BLOCK DIAGRAMS

IDT7M145 (16K x 8)



2687 dwg 02

IDT7M144 (8K x 8)



2687 dwg 03

(GROUND A13L AND A13R EXTERNALLY)

**DC ELECTRICAL CHARACTERISTICS  
OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE**

(DC electricals for the IDT7M144/IDT7M145 SLAVE module are identical to the IDT7M134/IDT7M135 MASTER module. Reference the IDT7M134/IDT7M135 CMOS Dual-Port static RAM data sheet.)


**AC ELECTRICAL CHARACTERISTICS  
OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE**

(AC electricals for the IDT7M144/IDT7M145 SLAVE module are identical to the IDT7M134/IDT7M135 MASTER module except where noted below.)

Symbol	Parameter	IDTM144S30 IDTM145S30 (Com'l. Only)		IDTM144S35 IDTM145S35 (Com'l. Only)		IDTM144S40 IDTM145S40		IDTM144S45 IDTM145S45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tWB	Write to $\overline{\text{BUSY}}$	0	—	0	—	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$	20	—	20	—	20	—	20	—	ns

Symbol	Parameter	IDTM144S50 IDTM145S50		IDTM144S60 IDTM145S60		IDTM144S70 IDTM145S70 (Mil. Only)		IDTM144S90 IDTM145S90 (Mil. Only)		IDTM144S100 IDTM145S100 (Mil. Only)		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tWB	Write to $\overline{\text{BUSY}}$	0	—	0	—	0	—	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$	20	—	20	—	20	—	20	—	20	—	ns

**16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEM**



**NOTE:**  
1. No arbitration in IDT7M144/IDT7M145 (SLAVE):  $\overline{\text{BUSY}}$  in inhibits write in IDT7M144/IDT7M145.

2687 dwg 04

**ORDERING INFORMATION**

