

240pin DDR2 SDRAM Fully Buffered DIMM

Based on 512Mx4 (2x256Mx4 DDP) DDR2 SDRAM - B die

Features

- 4GB 512Mx72 DDR2 Fully Buffered DIMM based on 512Mx4 DDR2 SDRAM (NT5TU512T4BU-3C).
- JEDEC Standard 240-pin Fully Buffered ECC Dual In-Line Memory Module.
- Performance:

FBDIMM	PC2-5300	Unit
Speed Sort	-3C	
DRAM	DDR2-667	
DIMM $\overline{\text{CAS}}$ Latency	5	t _{CK}
Channel Clock	166	MHz
DRAM Clock	333	MHz

- Intended for 333MHz applications.
- Inputs and outputs are SSTL-18 compatible.
- $V_{DD} = 1.8\text{Volt} \pm 0.1$, $V_{DDQ} = 1.8\text{Volt} \pm 0.1$.
- Host Interface and AMB component industry standard

compliant.

- Support SMBus protocol interface for access to the AMB configuration registers.
- Detects errors on the channel and reports them to the host memory controller.
- Automatic DDR2 DRAM Bus Calibration.
- Full Host Control of the DDR2 DRAMs.
- Over-Temperature Detection and Alert.
- MBIST & IBIST Test Functions.
- Transparent Mode for DRAM Test Support.
- Serial Presence Detect (SPD)
- Gold contacts
- RoHS Compliance
- SDRAM in 71-ball BGA Dual Die Package

Description

NT4GTT72U4PB1UN-3C is Fully Buffered 240-Pin Double Data Rate 2 (DDR2) Synchronous DRAM Dual In-Line Memory Module (DIMM) with **INTEL designed Heat Spreader**, organized as two ranks 512Mx72 high-speed memory array. The module uses eighteen 512Mx4 (2Gb) DDR2 SDRAMs in BGA packages. These DIMMs are manufactured using raw cards developed for broad industry use as reference designs. The use of these common design files minimizes electrical variation between suppliers. All NANYA DDR2 SDRAM DIMMs provide a high-performance, flexible 8-byte interface in a 5.25" long space-saving footprint.

The DIMM is intended for use in applications operating up to 333MHz clock speeds and achieves high-speed data transfer rates of up to 667 MHz. Prior to any access operation, the device $\overline{\text{CAS}}$ latency and burst/length/operation type must be programmed into the DIMM by address inputs A0-A13 and I/O inputs BA0, BA1, and BA2 using the mode register set cycle.



Ordering Information

Part Number	AMB	Speed			Organization	Leads	Note
NT4GTT72U4PB1UN-3C	Intel D1	333MHz (3ns @ CL = 5)	DDR2-667	PC2-5300	512Mx72	Gold	INTEL Heat Spreader

DIMM Connector Pin Description

Pin Name	Pin Description
SCK	System Clock Input, positive line
$\overline{\text{SCK}}$	System Clock Input, negative line
PN0-PN13	Primary Northbound Data, positive lines
$\overline{\text{PN0-PN13}}$	Primary Northbound Data, negative lines
PS0-PS9	Primary Southbound Data, positive lines
$\overline{\text{PS0-PS9}}$	Primary Southbound Data, negative lines
SN0-SN13	Secondary Northbound Data, positive lines
$\overline{\text{SN0-SN13}}$	Secondary Northbound Data, negative lines
SS0-SS9	Secondary Southbound Data, positive lines
$\overline{\text{SS0-SS9}}$	Secondary Southbound Data, negative lines
SCL	Serial Presence Detect (SPD) Clock Input
SDA	SPD Data Input / Output
SA0-SA2	SPD Address Inputs, also used to select the DIMM number in the AMB
VID0-VID1	Voltage ID: These pins must be unconnected for DDR2-based Fully Buffered DIMMs VID0 is V_{DD} value: OPEN=1.8V, GND=1.5V; VID1 is V_{CC} value: OPEN=1.5V, GND=1.2V
$\overline{\text{RESET}}$	AMB reset signal
RFU	Reserved for Future Use
V_{CC}	AMB Core Power and AMB Channel Interface Power (1.5V)
V_{DD}	DRAM Power and AMB DRAM I/O Power (1.8V)
V_{TT}	DRAM Address/Command/Clock Termination Power ($V_{DD}/2$)
V_{DDSPD}	SPD Power (3.3V)
V_{SS}	Ground
DNU/M_TEST	It provides an external connection on 512MB/1GB for testing the margin of Vref which is produced by a voltage divider on the module. It is not intended to be used in normal system operation and must not be connected (DNU) in a system. This test pin may have other features on future card designs and if it does, will be included in this specification at that time.
Note:	
<ol style="list-style-type: none"> 1. System Clock Signals SCK and $\overline{\text{SCK}}$ switch at one half the DRAM CK/$\overline{\text{CK}}$ frequency 2. Eight pins reserved for forwarded clocks, eight pins reserved for future architecture flexibility 	

DDR2 240-pin FBDIMM Pinout

Pin	Front Side	Pin	Front Side	Pin	Front Side	Pin	Back Side	Pin	Back Side	Pin	Back Side
1	V _{DD}	42	V _{SS}	82	PS4	121	V _{DD}	162	V _{SS}	202	SS4
2	V _{DD}	43	V _{SS}	83	$\overline{PS4}$	122	V _{DD}	163	V _{SS}	203	$\overline{SS4}$
3	V _{DD}	44	RFU*	84	V _{SS}	123	V _{DD}	164	RFU*	204	V _{SS}
4	V _{SS}	45	RFU*	85	V _{SS}	124	V _{SS}	165	RFU*	205	V _{SS}
5	V _{DD}	46	V _{SS}	86	RFU*	125	V _{DD}	166	V _{SS}	206	RFU*
6	V _{DD}	47	V _{SS}	87	RFU*	126	V _{DD}	167	V _{SS}	207	RFU*
7	V _{DD}	48	PN12	88	V _{SS}	127	V _{DD}	168	SN12	208	V _{SS}
8	V _{SS}	49	$\overline{PN12}$	89	V _{SS}	128	V _{SS}	169	$\overline{SN12}$	209	V _{SS}
9	V _{CC}	50	V _{SS}	90	PS9	129	V _{CC}	170	V _{SS}	210	SS9
10	V _{CC}	51	PN6	91	$\overline{PS9}$	130	V _{CC}	171	SN6	211	$\overline{SS9}$
11	V _{SS}	52	$\overline{PN6}$	92	V _{SS}	131	V _{SS}	172	$\overline{SN6}$	212	V _{SS}
12	V _{CC}	53	V _{SS}	93	PS5	132	V _{CC}	173	V _{SS}	213	SS5
13	V _{CC}	54	PN7	94	$\overline{PS5}$	133	V _{CC}	174	SN7	214	$\overline{SS5}$
14	V _{SS}	55	$\overline{PN7}$	95	V _{SS}	134	V _{SS}	175	$\overline{SN7}$	215	V _{SS}
15	V _{TT}	56	V _{SS}	96	PS6	135	V _{TT}	176	V _{SS}	216	SS6
16	VID1	57	PN8	97	$\overline{PS6}$	136	VID0	177	SN8	217	$\overline{SS6}$
17	\overline{RESET}	58	$\overline{PN8}$	98	V _{SS}	137	DNU/M_TEST	178	$\overline{SN8}$	218	V _{SS}
18	V _{SS}	59	V _{SS}	99	PS7	138	V _{SS}	179	V _{SS}	219	SS7
19	RFU**	60	PN9	100	$\overline{PS7}$	139	RFU**	180	SN9	220	$\overline{SS7}$
20	RFU**	61	$\overline{PN9}$	101	V _{SS}	140	RFU**	181	$\overline{SN9}$	221	V _{SS}
21	V _{SS}	62	V _{SS}	102	PS8	141	V _{SS}	182	V _{SS}	222	SS8
22	PN0	63	PN10	103	$\overline{PS8}$	142	SN0	183	SN10	223	$\overline{SS8}$
23	$\overline{PN0}$	64	$\overline{PN10}$	104	V _{SS}	143	$\overline{SN0}$	184	$\overline{SN10}$	224	V _{SS}
24	V _{SS}	65	V _{SS}	105	RFU**	144	V _{SS}	185	V _{SS}	225	RFU**
25	PN1	66	PN11	106	RFU**	145	SN1	186	SN11	226	RFU**
26	$\overline{PN1}$	67	$\overline{PN11}$	107	V _{SS}	146	$\overline{SN1}$	187	$\overline{SN11}$	227	V _{SS}
27	V _{SS}	68	V _{SS}	108	V _{DD}	147	V _{SS}	188	V _{SS}	228	SCK
28	PN2	KEY		109	V _{DD}	148	SN2	KEY		229	\overline{SCK}
29	$\overline{PN2}$	69	V _{SS}	110	V _{SS}	149	$\overline{SN2}$	189	V _{SS}	230	V _{SS}
30	V _{SS}	70	PS0	111	V _{DD}	150	V _{SS}	190	SS0	231	V _{DD}
31	PN3	71	$\overline{PS0}$	112	V _{DD}	151	SN3	191	$\overline{SS0}$	232	V _{DD}
32	$\overline{PN3}$	72	V _{SS}	113	V _{DD}	152	$\overline{SN3}$	192	V _{SS}	233	V _{DD}
33	V _{SS}	73	PS1	114	V _{SS}	153	V _{SS}	193	SS1	234	V _{SS}
34	PN4	74	$\overline{PS1}$	115	V _{DD}	154	SN4	194	$\overline{SS1}$	235	V _{DD}
35	$\overline{PN4}$	75	V _{SS}	116	V _{DD}	155	$\overline{SN4}$	195	V _{SS}	236	V _{DD}
36	V _{SS}	76	PS2	117	V _{TT}	156	V _{SS}	196	SS2	237	V _{TT}
37	PN5	77	$\overline{PS2}$	118	SA2	157	SN5	197	$\overline{SS2}$	238	V _{DDSPD}
38	$\overline{PN5}$	78	V _{SS}	119	SDA	158	$\overline{SN5}$	198	V _{SS}	239	SA0
39	V _{SS}	79	PS3	120	SCL	159	V _{SS}	199	SS3	240	SA1
40	PN13	80	$\overline{PS3}$			160	SN13	200	$\overline{SS3}$		
41	$\overline{PN13}$	81	V _{SS}			161	$\overline{SN13}$	201	V _{SS}		

Note:


RFU = Reserved Future Use

* These pin positions are reserved for forwarded clocks to be used in future module implementation

** These pin positions are reserved for future architecture flexibility

The following signals are CRC bits and thus appear out of the normal sequence: PN12/ $\overline{PN12}$, SN12/ $\overline{SN12}$, PN13/ $\overline{PN13}$, SN13/ $\overline{SN13}$, PS9/ $\overline{PS9}$, SS9/ $\overline{SS9}$

Functional Block Diagram (4GB, 2Rank, 512Mx4 DDR2 SDRAMs [256Mx4 dual die])



DC Electrical Characteristics and Operating Conditions

(T_{CASE} = 0 °C ~ 85 °C; V_{DDQ} = 1.8V ± 0.1V; V_{DD} = 1.8V ± 0.1V, See AC Characteristics)

Symbol	Parameter	Min	Typ.	Max	Units	Notes
V _{CC}	AMB supply Voltage	1.425	1.5	1.575	V	
V _{DD}	Supply Voltage	1.7	1.8	1.9	V	1
V _{DDSPD}	EEPROM supply Voltage	3.0	3.3	3.6	V	
V _{DDL}	Supply Voltage for DLL	1.7	1.8	1.9	V	5
V _{DDQ}	Supply Voltage for Output	1.7	1.8	1.9	V	1,5
V _{REF}	I/O Reference Voltage	0.48 x V _{DDQ}	0.50xV _{DDQ}	0.52 x V _{DDQ}	V	2,3
V _{TT}	I/O Termination Voltage (System)	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	V	4

Note:

- There is no specific device VDD supply requirement for SSTL_18 compliance. However, under all conditions VDDQ must be less than or equal to VDD.
- The value of VREF may be selected by the user to provide optimum noise margin in the system. Typically the value of VREF is expected to be about 0.5VDDQ of the transmitting device and VREF is expected to track variations is VDDQ.
- Peak to peak AC noise on VREF may not exceed ±0.2% VREF(dc).
- VTT of transmitting device must track VREF of receiving device.
- VDDQ tracks with VDD, VDDL tracks with VDD.

Input DC Logic Level

Symbol	Parameter/Condition	Min	Max	Unit
V _{IH} (AC)	Input High (Logic 1) Voltage	V _{REF} + 0.125	V _{DDQ} + 0.3	V
V _{IL} (AC)	Input Low (Logic 0) Voltage	-0.3	V _{REF} - 0.125	V

Input AC Logic Level

Symbol	Parameter/Condition	Min	Max	Unit
V _{IH} (AC)	Input High (Logic 1) Voltage	V _{REF} + 0.20	-	V
V _{IL} (AC)	Input Low (Logic 0) Voltage	-	V _{REF} - 0.20	V

Environmental Requirements

Symbol	Parameter	Rating	Units	Note
T _{OPR}	Operating temperature	-		1
H _{OPR}	Operating humidity (relative)	10 to 90	%	2
T _{STG}	Storage temperature	-50 to +100	°C	2
H _{STG}	Storage humidity (without condensation)	5 to 95	%	2
P _{BAR}	Barometric pressure (operating & Storage)	105 to 69	K pascal	2

Note:

- The designer must meet the case temperature specifications for individual module components. Please refer to device spec.
- Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Serial Presence Detect – Part 1 of 2

Byte	Description	Serial PD Data Entry (Hexadecimal)
		NT4GTT72U4PB1UN -3C
0	Number of Serial PD Bytes Written / SPD Device Size / CRC Coverage	92
1	SPD Revision	11
2	Key Byte / DRAM Device Type	09
3	Voltage Levels of this Assembly	12
4	SDRAM Addressing	49
5	Module Physical Attributes	24
6	Modules Type / Thickness	07
7	Module Organization	10
8	Fine Timebase Dividend and Divisor	52
9	Medium Timebase Dividend	01
10	Medium Timebase Divisor	04
11	SDRAM Minimum Cycle Time (tCKmin)	0C
12	SDRAM Maximum Cycle Time (tCKmax)	20
13	SDRAM $\overline{\text{CAS}}$ Latencies Supported	43
14	SDRAM Minimum CAS Latency Time (tCAS)	3C
15	SDRAM Write Recovery Times Supported	42
16	SDRAM Write Recovery Time (tWR)	3C
17	SDRAM Write Latencies Supported	42
18	SDRAM Additive Latencies Supported	40
19	SDRAM Minimum $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay (tRCD)	3C
20	SDRAM Minimum Row Active to Row Active Delay (tRRD)	1E
21	SDRAM Minimum Row Precharge Time (tRP)	3C
22	SDRAM Upper Nibbles for tRAS and tRC	00
23	SDRAM Minimum Active to Precharge Time (tRAS)	B4
24	SDRAM Minimum Auto-Refresh to Active/Auto-Refresh Time (tRC)	F0
25~26	SDRAM Minimum Auto-Refresh to Active/Auto-Refresh Command Period (tRFC)	FE01
27	SDRAM Internal Write to Read Command Delay (tWTR)	1E
28	SDRAM Internal Read to Precharge Command Delay (tRTP)	1E
29	SDRAM Burst Lengths Supported	03
30	SDRAM Terminations Supported	07
31	SDRAM Drivers Supported	01
32	SDRAM Average Refresh Interval (tREFI)/Double Refresh mode bit/High Temperature self-refresh rate support indication	C2
33	Tcasemax / DT4R4W	52
34	Thermal resistance of SDRAM device package from top (case0 to ambient (Psi T-A SDRAM))	44
35	DT0: Case temperature rise from ambient due to IDD2N/precharge operation minus 2.8°C offset temperature	3C
36	DT2N/DT2Q: Case temperature rise from ambient due to IDD2Q/precharge quiet standby operation for FBDIMM	27
37	DT2P: Case temperature rise from ambient due to IDD2P/precharge power-down operation	4E
38	DT3N: Case temperature rise from ambient due to IDD3N/active standby operation	1F
39	DT4R: Case temperature rise from ambient due to Page Open Burst Read/DT4R4W Mode Bit (DT4R/DT4R4W)	32

Serial Presence Detect – Part 2 of 2

Byte	Description	Serial PD Data Entry (Hexadecimal)
		NT4GTT72U4PB1UN-3C
40	DT5B: Case temperature rise from ambient due to IDD5B/burst refresh operation	1D
41	DT7: Case temperature rise from ambient due to IDD7/bank interleave read mode operation	26
42-78	Reserved	00
79	ODT termination	12
80	Reserved	00
81-82	FB-DIMM Channel Protocols Supported	0200
83	Back to back access turn around time	10
84	AMB Read Access Time for DDR2-800	58
85	AMB Read Access Time for DDR2-667	42
86	AMB Read Access Time for DDR2-533	38
87	Thermal resistance of AMB package from top(junction) to ambient(Psi T-A SDRAM) at still air condition	30
88	AMB DT Idle_0	6A
89	AMB DT Idle_1	84
90	AMB DT Idle_2	6E
91	AMB DT Active_1	AF
92	AMB DT Active_2	8B
93	Reserved	00
94-97	Reserved	00
98	Reserved	00
99	Device Apply Dual Die Package.	1A
100	Reserved	00
101	AMB personality Bytes: Pre-initialization(1)	80
102	AMB personality Bytes: Pre-initialization(2)	20
103	AMB personality Bytes: Pre-initialization(3)	00
104	AMB personality Bytes: Pre-initialization(4)	44
105	AMB personality Bytes: Pre-initialization(5)	04
106	AMB personality Bytes: Pre-initialization(6)	80
107	AMB personality Bytes: Post-initialization(1)	48
108	AMB personality Bytes: Post-initialization(2)	53
109	AMB personality Bytes: Post-initialization(3)	B1
110	AMB personality Bytes: Post-initialization(4)	41
111	AMB personality Bytes: Post-initialization(5)	65
112	AMB personality Bytes: Post-initialization(6)	4C
113	AMB personality Bytes: Post-initialization(7)	00
114	AMB personality Bytes: Post-initialization(8)	10
115-116	AMB manufacture's JEDEC ID code	8089
117-118	Module ID: Module Manufacture's JEDEC ID code	830B
119-255	Reserved	00

Operating, Standby, and Refresh Currents

(Test condition: Freq.=667MHz, Vdd=1.8V, Vcc=1.5V, Room temperature)

Symbol	Parameter/Condition	NT4GTT72U4PB1UN-3C	Unit
Idd_Idle_0	Idle Current, single or last DIMM. L0 state, idle (0BW). Primary channel enabled; Secondary Channel disabled. Command and address lines stable, DRAM clock active. CKE high.	2442	A
Icc_Idle_0		2376	A
Idd_Idle_1	Idle Current, first DIMM. L0 stage, idle (0BW). Primary and Secondary channels enabled. CKE high. Command and address line stable. DRAM clock active.	2442	A
Icc_Idle_1		3190	A
Idd_Idle_2	Idle Current, DRAM power down. L0stage, idle (0BW). Primary and Secondary channels enabled CKE low. Command and address lines floated. DRAM clock active, ODT and CKE driven low.	319	A
Icc_Idle_2		3201	A
Idd_Active_1 (Read)	Active Power. L0 state. 50% DRAM BW to downstream DIMM, 100% read. Primary and Secondary channels enabled, DRAM clock active, CKE high.	5236	A
Icc_Active_1 (Read)		3773	A
Idd_Active_1 (Write)	Active Power. L0 state. 50% DRAM BW to downstream DIMM, 100% write. Primary and Secondary channels enabled, DRAM clock active, CKE high.	6435	A
Icc_Active_1 (Write)		3938	A
Idd_Active_2	Active Power, data pass through. L0 state. 50% DRAM BW to downstream DIMM, 67% read, 33% write. Primary and Secondary channels enabled. CKE high. Command and address lines stable. DRAM clock active.	2849	A
Icc_Active_2		3685	A
Idd_Training	Primary and Secondary channels enabled. 100% toggle on all channel lanes. DRAMs idle. 0BW. CKE high, Command and address line stable. DRAM clock active. CKE high.	2442	A
Icc_Training		3421	A

AC Timing Specifications for DDR2 SDRAM Devices Used on Module

($T_{CASE} = 0\text{ }^{\circ}\text{C} \sim 85\text{ }^{\circ}\text{C}$; $V_{DDQ} = 1.8\text{V} \pm 0.1\text{V}$; $V_{DD} = 1.8\text{V} \pm 0.1\text{V}$, See AC Characteristics) (Part 1 of 2)




Symbol	Parameter	-3C		Unit	Notes
		Min.	Max.		
t_{AC}	DQ output access time from CK/\overline{CK}	-0.45	+0.45	ns	
t_{DQSCK}	DQS output access time from CK/\overline{CK}	-0.4	+0.4	ns	
t_{CH}	CK high-level width	0.45	0.55	t_{CK}	
t_{CL}	CK low-level width	0.45	0.55	t_{CK}	
t_{HP}	Minimum half clk period for any given cycle; defined by clk high (t_{CH}) or clk low (t_{CL}) time	t_{CH} or t_{CL}	-	t_{CK}	
t_{CK}	Clock Cycle Time	3	8	ns	
t_{DH}	DQ and DM input hold time	175	-	ps	
t_{DS}	DQ and DM input setup time	100	-	ps	
t_{IPW}	Input pulse width	0.6	-	t_{CK}	
t_{DIPW}	DQ and DM input pulse width (each input)	0.35	-	t_{CK}	
t_{HZ}	Data-out high-impedance time from CK/\overline{CK}	-	$t_{AC\ max}$	ns	
$t_{LZ(DQ)}$	Data-out low-impedance time from CK/\overline{CK}	$2t_{AC\ min}$	$t_{AC\ max}$	ns	
$t_{LZ(DQS)}$	DQS/ \overline{DQS} low-impedance time from CK/\overline{CK}	$t_{AC\ min}$	$t_{AC\ max}$	ns	
t_{DQSQ}	DQS-DQ skew (DQS & associated DQ signals)	-	0.24	ns	
t_{QHS}	Data hold Skew Factor	-	0.34	ns	
t_{QH}	Data output hold time from DQS	$t_{HP} - t_{QHS}$	-	ns	
t_{DQSS}	Write command to 1 st DQS latching transition	-0.25	0.25	t_{CK}	
$t_{DQSL(H)}$	DQS input low (high) pulse width (write cycle)	0.35	-	t_{CK}	
t_{DSS}	DQS falling edge to CK setup time (write cycle)	0.2	-	t_{CK}	
t_{DSH}	DQS falling edge hold time from CK (write cycle)	0.2	-	t_{CK}	
t_{MRD}	Mode register set command cycle time	2	-	t_{CK}	
t_{WPST}	Write postamble	0.40	0.60	t_{CK}	
t_{WPRE}	Write preamble	0.35	-	t_{CK}	
t_{IH}	Address and control input hold time	275	-	ps	
t_{IS}	Address and control input setup time	0.2	-	ns	
t_{RPRE}	Read preamble	0.9	1.1	t_{CK}	
t_{RPST}	Read postamble	0.4	0.6	t_{CK}	
t_{Delay}	Minimum time clocks remains ON after CKE asynchronously drops Low	$t_{IS} + t_{CK} + t_{IH}$		ns	
t_{RFC}	Refresh to active/Refresh command time	105		ns	
t_{REFI}	Average Periodic Refresh Interval ($85^{\circ}\text{C} < T_{CASE} \leq 95^{\circ}\text{C}$)	3.9		μs	
	Average Periodic Refresh Interval ($0^{\circ}\text{C} \leq T_{CASE} \leq 85^{\circ}\text{C}$)	7.8		μs	
t_{RRD}	Active bank A to Active bank B command	7.5	-	ns	

AC Timing Specifications for DDR2 SDRAM Devices Used on Module

($T_{CASE} = 0\text{ }^{\circ}\text{C} \sim 85\text{ }^{\circ}\text{C}$; $V_{DDQ} = 1.8\text{V} \pm 0.1\text{V}$; $V_{DD} = 1.8\text{V} \pm 0.1\text{V}$, See AC Characteristics) (Part 2 of 2)

Symbol	Parameter	-3C		Unit	Notes
		Min.	Max.		
t_{CCD}	\overline{CAS} to \overline{CAS}	2	-	t_{CK}	
t_{WR}	Write recovery time	15	-	ns	
WR	Write recovery time with Auto-Precharge	t_{WR}/t_{CK}		ns	
t_{DAL}	Auto precharge write recovery + precharge time	WR + t_{RP}	-	t_{CK}	
t_{WTR}	Internal write to read command delay	7.5	-	ns	
t_{RTP}	Internal read to precharge command delay	7.5		ns	
t_{XSNR}	Exit self refresh to a Non-read command	t_{RFC} +10		ns	
t_{XSRD}	Exit self refresh to a Read command	200		t_{CK}	
t_{XP}	Exit precharge power down to any Non- read command	2	-	t_{CK}	
t_{XARD}	Exit active power down to read command	2	-	t_{CK}	
t_{XARDS}	Exit active power down to read command	7-AL		t_{CK}	
t_{CKE}	CKE minimum pulse width	3		t_{CK}	
t_{OIT}	OCD drive mode output delay	0	12	ns	
ODT					
t_{AOND}	ODT turn-on delay	2	2	t_{CK}	
t_{AON}	ODT turn-on	$t_{AC(min)}$	$t_{AC(max)} + 0.7$	ns	
t_{AONPD}	ODT turn-on (Power down mode)	$t_{AC(min)} + 2$	$2t_{CK} + t_{AC(max)} + 1$	ns	
t_{AOFD}	ODT turn-off delay	2.5	2.5	t_{CK}	
t_{AOF}	ODT turn-off	$t_{AC(min)}$	$t_{AC(max)} + 0.6$	ns	
t_{AOFPD}	ODT turn-off (Power down mode)	$t_{AC(min)} + 2$	$2.5t_{CK} + t_{AC(max)} + 1$	ns	
t_{ANPD}	ODT to power down entry latency	3		t_{CK}	
t_{AXPD}	ODT power down exit latency	8		t_{CK}	
Speed Grade Definition					
t_{RAS}	Row Active Time	45	70000	ns	
t_{RCD}	RAS to CAS delay	15	-	ns	
t_{RC}	Row Cycle Time	60	-	ns	
t_{RP}	Row Precharge Time	15	-	ns	

Package Dimensions



Unit: mm (inch)

Revision Log

Rev	Date	Modification
0.1	5/2007	Initial Released.
1.0	5/2007	Official Released.
1.1	9/2008	Revise the Wrong Part No.

Nanya Technology Corporation

Hwa Ya Technology Park 669

Fu Hsing 3rd Rd., Kueishan,

Taoyuan, 333, Taiwan, R.O.C.

Tel: +886-3-328-1688

Please visit our home page for more information: www.nanya.com

Printed in Taiwan

©2008