

### FEATURES

- NTSC/PAL Compatible
- Composite/S-Video Input Selection Mux
- Integrated Dual Analog Signal Path
- Adjustable Internal Anti-Alias Filters
- Internal Clamp Circuits
- Automatic Gain Control
- Integrated Reference Voltage Source for SPT7852
- Matched Voltage Output Range for Driving SPT7852

### APPLICATIONS

- High-End NTSC/PAL Video Decoding
- High Quality S-Video Decoding
- Video Frame Grabbing
- Professional Video
- VCR Signal Capture
- Security Cameras

### GENERAL DESCRIPTION


The SPT9210 is the analog front-end processing chip for the SPT video decoder chip set. The video decoder chip set is an integrated three chip solution for high quality video signal decoding of NTSC/PAL composite video and S-Video formats at 8.9 effective number of bits of dynamic performance.

The SPT9210 is a fully integrated analog video processor chip capable of processing standard video signals in either a single-channel composite video input mode or a dual-channel S-Video (component Y/C) input mode. As part of the chip set, the SPT9210 is specially designed to easily interface to the downstream SPT7852 dual 10-bit analog-to-digital converter (See figure 1.)

The SPT9210 provides luminance and chrominance channel DC restoration, anti-alias filtering, automatic gain control and signal offset and gain to match the front-end requirements of the SPT7852 dual 10-bit analog-to-digital converter.

In addition to performing the analog processing of the video signal before data conversion, the SPT9210 also provides the voltage reference sources for the SPT7852. The SPT9210 is available in a 20-lead SOIC package and operates over the commercial temperature range. It requires a single +5 V supply and dissipates 620 mW of power.

### BLOCK DIAGRAM



**Signal Processing Technologies, Inc.**

4755 Forge Road, Colorado Springs, Colorado 80907, USA

Phone: (719) 528-2300 FAX: (719) 528-2370

## ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur)<sup>1</sup>

### Supply Voltage

V<sub>CC</sub> ..... +6 V

### Temperature

Operating Temperature ..... 0 to +70 °C

Junction Temperature ..... +175 °C

Lead Temperature, (soldering 3 seconds) ..... +320 °C

Storage Temperature ..... -55 to +150 °C

**Note:** 1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

## ELECTRICAL SPECIFICATIONS

T<sub>A</sub>=+25 °C, V<sub>IN</sub>=1.0 V<sub>P-P</sub>, V<sub>CC</sub>=+5.0 V, unless otherwise specified.

PARAMETERS	TEST CONDITIONS	TEST LEVEL	MIN	TYP	MAX	UNITS
Video Signal Output						
Y/C Output Amplitude (pin 14)	Composite/S-Video Mode			2.5		V <sub>P-P</sub>
C Output Amplitude (pin 6)	S-Video Mode			0.7		V <sub>P-P</sub>
Differential Gain	Composite/S-Video Mode			0.5		%
Differential Phase	Composite/S-Video Mode			0.5		Degrees
Automatic Gain Control						
Y/C Output Amplitude (pin 14)	V <sub>IN</sub> =+3 dB Composite/S-Video Mode			2.5		V
Y/C Output Amplitude (pin 14)	V <sub>IN</sub> =-6 dB Composite/S-Video Mode			2.5		V
C Output Amplitude (pin 6)	V <sub>IN</sub> =+3 dB S-Video Mode			0.7		V
C Output Amplitude (pin 6)	V <sub>IN</sub> =-6 dB S-Video Mode			0.7		V
Clamp Circuit						
Sync Tip Offset Level	Composite/S-Video Mode			1.0		V
C Output Bias Voltage	S-Video Mode			2.5		V
Anti-Alias Filter						
Frequency Response	Chrominance Signal Side f <sub>IN</sub> =3 MHz, V <sub>IN</sub> =0 dB			7.96		dB
Frequency Response	f <sub>IN</sub> =5 MHz, V <sub>IN</sub> =0 dB			4.96		dB
Voltage Reference						
V <sub>RH</sub> (Top of Ladder)	I <sub>OUT</sub> =+5 mA			3.6		V
V <sub>RL</sub> (Bottom of Ladder)	I <sub>OUT</sub> =+5 mA			1.0		V
Digital Input (Select SW pin 1)						
Logic 1 Voltage			2.0			V
Logic 0 Voltage					0.8	V
Power Supply						
Supply Current I <sub>CC</sub>	No Signal			70		mA
Supply Voltage V <sub>CC</sub>			4.75		5.75	V

### TEST LEVEL CODES

All electrical characteristics are subject to the following conditions: All parameters having min/max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.

### TEST LEVEL

I  
II  
III  
IV  
V  
VI

### TEST PROCEDURE

100% production tested at the specified temperature.  
100% production tested at T<sub>A</sub> = +25 °C, and sample tested at the specified temperatures.  
QA sample tested only at the specified temperatures.  
Parameter is guaranteed (but not tested) by design and characterization data.  
Parameter is a typical value for information purposes only.  
100% production tested at T<sub>A</sub> = +25 °C. Parameter is guaranteed over specified temperature range.

## SPT VIDEO CHIP SET APPLICATION

The SPT9210 is the front-end analog video processor for the SPT NTSC/PAL video decoder chip set. This chip set, as shown in figure 1, is comprised of three monolithic chips, which together provide an overall integrated video decoding functionality at 8.9 effective number of bits of dynamic performance.

The full set includes the SPT9210 analog video processor, the SPT7852 dual 10-bit analog-to-digital converter and the SPT2110 NTSC/PAL video decoder. The SPT9210 is specifically designed to process video input signals so as to attain optimal data conversion by the SPT7852 analog-to-digital converter. Data sheets describing the overall chip set and the other components are available by contacting the factory.


## SPT9210 GENERAL DESCRIPTION

The SPT9210 is a fully integrated analog video processor chip capable of processing standard video signals in either a single-channel composite video input mode or a dual-channel S-Video input mode. Standard 1 V<sub>P-P</sub> video signals are amplified to match the optimal drive requirements of the SPT7852 dual 10-bit analog-to-digital converter.

### INPUT SELECTION

As the typical interface circuit shows in figure 3, the mux selector pin (pin 1) controls selection between composite and S-Video (component Y/C). This is a TTL-level input. When composite video is selected (pin 1 high), the composite signal (pin 19) is fed into the luminance channel, and the chrominance channel is internally biased (i.e., no input is sourced). When S-Video is selected (pin 1 low), the S-Video luminance signal (pin 2) is fed into the luminance channel, and the S-Video chrominance signal (pin 3) is fed into the chrominance channel.

Figure 1 - SPT Video Decoder Chip Set



In addition to pin 19, another composite video signal can be applied to input pin 2. Pin 1 selects which video signal is to be processed. (Pin 1 high selects input from pin 19.) When operating with composite video on pin 2, decouple pin 3 to ground with a 0.1  $\mu$ F capacitor (the chrominance input for S-video). This will reduce the noise produced on this input.

A register or TTL buffer can drive pin 1 (video select switch). An optional transistor circuit is shown in figure 3. It is driven by the pin 1 signal with the collector tied to pin 3. It is used to reduce crosstalk that may occur when both composite and S-Video signals are operating simultaneously. The transistor circuit is only necessary if both signals are present.

All input video signals should be terminated with 75  $\Omega$  resistors and AC coupled to the SPT9210 with a 0.47  $\mu$ F capacitor.

### INTERNAL CLAMP, BIAS AND SYNC DETECTION

The signals fed into the luminance channel (pins 2 and 19), which are either a composite signal or a luminance (Y) signal, are internally DC restored to 2.0 V by an internal clamp circuit. Note that this is not the final output clamp voltage as discussed in the Final DC Clamp and Gain Stages section. The chrominance signal (pin 3) is biased to 2.5 V by an internal bias circuit.

The luminance signal path has a sync separation circuit that compares the sync signal to a detection threshold and generates internal gain control and output clamping control signals. These timing signals are used to control internal sampling of the sync tip amplitude by the automatic gain control circuit. (See the Automatic Gain Control discussion.)

## ANTI-ALIAS FILTERS

Both luminance and chrominance video signal paths have an anti-alias filter with a cut-off frequency of approximately 4.8 MHz. The cut-off frequency can be changed by an external resistor value. The relationship between the external resistance value and the cut-off frequency is shown in the Typical Performance Curves section.

## AUTOMATIC GAIN CONTROL

The SPT9210 performs automatic gain control (AGC) of the composite/luminance and chrominance signals. The horizontal sync signal level is used as a reference for control of the signal gain. The chrominance signal gain is slaved to the luminance gain value.

The gain circuitry can operate over an input voltage range of  $V_{IN} = -6 \text{ dB}$  to  $+3 \text{ dB}$  (where  $1 \text{ V}_{P-P} = 0 \text{ dB}$ ). The AGC will maintain a  $2.5 \text{ V}_{P-P}$  amplitude on the composite/luminance signal output and  $0.7 \text{ V}_{P-P}$  amplitude on the chrominance signal output. The AGC settling time can be adjusted via an external capacitor. SPT recommends using a  $0.47 \mu\text{F}$  capacitor for most conditions. In cases where extreme fluctuation is possible, a diode inserted between pins 7 and 16 will restrict the maximum control voltage. This will serve to reduce recovery time.

## FINAL DC CLAMP AND GAIN STAGES

After the clamp, low pass filtering and automatic gain control functions are performed. Each signal path is clamped to a fixed DC value and amplified to the proper voltage range for input into the SPT7852 analog-to-digital converter. The analog sync signal is retained in the output of the SPT9210 and passed on to the SPT7852 and SPT2110 NTSC/PAL video decoder.

For the composite/luminance output, the horizontal sync level is clamped to  $+1 \text{ V}$ , and the full-scale amplitude of the composite luminance signal (including sync tip) is set to  $2.5 \text{ V}_{P-P}$  amplitude by the AGC. (See figure 2.) The generated signal is optimized for SPT7852 performance ( $+1.0$  to  $+3.5 \text{ V}$  input range). The chrominance output signal is biased to

$+2.5 \text{ V}$  and a  $0.7 \text{ V}_{P-P}$  full-scale amplitude is maintained by the AGC.

The output drive circuit is optimized for interface to the SPT7852. When driving loads other than the SPT7852 (which have a capacitance  $> \text{TBD } \mu\text{F}$ ), it may be necessary to insert a series resistor between the output and the load so as to avoid oscillation.

## ON-CHIP VOLTAGE REFERENCES

In addition to performing the analog processing of the video signal before data conversion, the SPT9210 also provides the voltage reference sources (force and sense for the top and bottom of the reference ladder) required by the SPT7852. This eliminates the need for external reference sources. A source of  $+3.5 \text{ V}$  is provided to the top of the reference ladder and  $+1.0 \text{ V}$  is provided to the bottom.

Pin 7 is the  $V_L$  reference force pin and is tied to pin 4 of the SPT7852. Pin 13 is the  $V_H$  reference force pin and is tied to pin 1 of the SPT7852. A  $240 \Omega$  resistor should be tied between pin 7 and pin 13 on the SPT9210. Pin 8 is the  $V_L$  reference sense pin and is tied to pin 3 of the SPT7852. Pin 8 is the  $V_H$  reference sense pin and is tied to pin 2 of the SPT7852.


The values of  $V_L$  and  $V_H$  can be adjusted by changing the external resistor values at pins 9 and 11, respectively. The curves in the Typical Performance Curve section show the voltage reference output values versus the external resistance values. The typical values for nominal  $+1.0 \text{ V}$  and  $+3.5 \text{ V}$  operation on  $V_L$  and  $V_H$  are approximately  $10 \text{ k}\Omega$  and  $25 \text{ k}\Omega$ , respectively.

The  $V_{Ref}$  clamp pins need decoupling capacitors as shown in figure 3. Each pin should have a  $0.1 \mu\text{F}$  and  $10 \mu\text{F}$  capacitor connected in parallel for proper decoupling.


## OTHER INFORMATION

The SPT9210 is available in a 20-lead SOIC package and operates over the commercial temperature range. It requires a single  $+5 \text{ V}$  supply and dissipates  $620 \text{ mW}$  of power.

Figure 2 - Composite/Luminance Signal I/O Relationship












**Figure 3 - Typical Interface Circuit**



# TERMINAL EXPLANATIONS

	<table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Select SW</td> <td>1.4 V</td> </tr> </tbody> </table> <p>When this terminal is open or high, it is in the composite mode. When this terminal is low, it is in the S-Video mode.</p>	Pin	Name	Voltage	1	Select SW	1.4 V		<table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>5</td> <td>C-Clamp C</td> <td>1.5 V</td> </tr> </tbody> </table> <p>This terminal connects the capacitor that determines the time constant of the chrominance clamp circuit.</p>	Pin	Name	Voltage	5	C-Clamp C	1.5 V						
Pin	Name	Voltage																			
1	Select SW	1.4 V																			
Pin	Name	Voltage																			
5	C-Clamp C	1.5 V																			
	<table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>2</td> <td>Input Y</td> <td>2.0 V</td> </tr> </tbody> </table> <p>This terminal is the luminance signal input of the S-Video mode. The clamp circuit fixes the sync/bottom voltage to 2.0 V.</p>	Pin	Name	Voltage	2	Input Y	2.0 V		<table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>6</td> <td>Output C</td> <td>2.5 V</td> </tr> </tbody> </table> <p>This terminal is the chrominance signal output.</p>	Pin	Name	Voltage	6	Output C	2.5 V						
Pin	Name	Voltage																			
2	Input Y	2.0 V																			
Pin	Name	Voltage																			
6	Output C	2.5 V																			
	<table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>3</td> <td>Input C</td> <td>2.5 V</td> </tr> </tbody> </table> <p>This terminal is the chrominance signal input for S-Video mode. The bias circuit fixes the center voltage to 2.5 V.</p>	Pin	Name	Voltage	3	Input C	2.5 V		<table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>7</td> <td>VRL Force</td> <td>1.0 V</td> </tr> <tr> <td>8</td> <td>VRL Sense</td> <td>1.0 V</td> </tr> <tr> <td>9</td> <td>VRL Adjust</td> <td>0.6 V</td> </tr> </tbody> </table> <p>These terminals are the reference voltage sources for the ADC on the low side. They are the output, sense and adjustment terminals.</p>	Pin	Name	Voltage	7	VRL Force	1.0 V	8	VRL Sense	1.0 V	9	VRL Adjust	0.6 V
Pin	Name	Voltage																			
3	Input C	2.5 V																			
Pin	Name	Voltage																			
7	VRL Force	1.0 V																			
8	VRL Sense	1.0 V																			
9	VRL Adjust	0.6 V																			
	<table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>4</td> <td>V<sub>Ref</sub></td> <td>2.5 V</td> </tr> </tbody> </table> <p>This terminal is the bypass capacitor connection for the internal reference voltage circuit.</p>	Pin	Name	Voltage	4	V <sub>Ref</sub>	2.5 V														
Pin	Name	Voltage																			
4	V <sub>Ref</sub>	2.5 V																			


# TERMINAL EXPLANATIONS - CONTINUED

	<table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>10</td> <td>Ground</td> <td>0.0 V</td> </tr> </tbody> </table>	Pin	Name	Voltage	10	Ground	0.0 V	 <table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>16</td> <td>C-AGC</td> <td>0.6 V</td> </tr> </tbody> </table> <p>This terminal connects the capacitor that determines the time constant of the AGC circuit.</p>	Pin	Name	Voltage	16	C-AGC	0.6 V
Pin	Name	Voltage												
10	Ground	0.0 V												
Pin	Name	Voltage												
16	C-AGC	0.6 V												
 <table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>11</td> <td>V<sub>RH</sub> Adjust</td> <td>3.6 V</td> </tr> <tr> <td>12</td> <td>V<sub>RL</sub> Sense</td> <td>3.6 V</td> </tr> <tr> <td>13</td> <td>V<sub>RL</sub> Force</td> <td>3.6 V</td> </tr> </tbody> </table> <p>These terminals are the reference voltage sources for the ADC on the high side. They are the output, sense and adjustment terminals.</p>	Pin	Name	Voltage	11	V <sub>RH</sub> Adjust	3.6 V	12	V <sub>RL</sub> Sense	3.6 V	13	V <sub>RL</sub> Force	3.6 V		
Pin	Name	Voltage												
11	V <sub>RH</sub> Adjust	3.6 V												
12	V <sub>RL</sub> Sense	3.6 V												
13	V <sub>RL</sub> Force	3.6 V												
 <table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>14</td> <td>Output Y</td> <td>2.5 V</td> </tr> </tbody> </table> <p>This terminal is the luminance signal output.</p>	Pin	Name	Voltage	14	Output Y	2.5 V	 <table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>17</td> <td>Filter Adjust</td> <td>0.7 V</td> </tr> </tbody> </table> <p>This terminal is the fc adjustment of the internal low pass filter.</p>	Pin	Name	Voltage	17	Filter Adjust	0.7 V	
Pin	Name	Voltage												
14	Output Y	2.5 V												
Pin	Name	Voltage												
17	Filter Adjust	0.7 V												
 <table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>15</td> <td>C-Clamp Y</td> <td>0.6 V</td> </tr> </tbody> </table> <p>This terminal connects the capacitor that determines the time constant of the luminance clamp circuit.</p>	Pin	Name	Voltage	15	C-Clamp Y	0.6 V	 <table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>18</td> <td>V<sub>Ref</sub> Clamp</td> <td>2.0 V</td> </tr> </tbody> </table> <p>This terminal is the bypass capacitor connection for the internal reference voltage circuit.</p>	Pin	Name	Voltage	18	V <sub>Ref</sub> Clamp	2.0 V	
Pin	Name	Voltage												
15	C-Clamp Y	0.6 V												
Pin	Name	Voltage												
18	V <sub>Ref</sub> Clamp	2.0 V												
 <table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>19</td> <td>Input Y/C</td> <td>2.0 V</td> </tr> </tbody> </table> <p>This terminal is the input of the composite signal. The clamp circuit fixes the sync/ bottom voltage to 2.0 V.</p>	Pin	Name	Voltage	19	Input Y/C	2.0 V	 <table border="1"> <thead> <tr> <th>Pin</th> <th>Name</th> <th>Voltage</th> </tr> </thead> <tbody> <tr> <td>20</td> <td>V<sub>CC</sub></td> <td>5.0 V</td> </tr> </tbody> </table> <p>This terminal is the power supply.</p>	Pin	Name	Voltage	20	V <sub>CC</sub>	5.0 V	
Pin	Name	Voltage												
19	Input Y/C	2.0 V												
Pin	Name	Voltage												
20	V <sub>CC</sub>	5.0 V												


# TYPICAL PERFORMANCE CURVES

## Reference Voltage Characteristics

### Radj vs $V_{RH}$ (Pin 12)




### Radj vs $V_{RL}$ (Pin 8)




## Video Signal Characteristics

### Composite $V_{IN}$ vs Sync, Bar




### S-Video $V_{IN}$ vs Sync, Bar






# TYPICAL PERFORMANCE CURVES

**$V_{IN}$  vs Differential Gain**




**$V_{IN}$  vs Differential Phase**




## Low-Pass Filter Characteristics

**$f_{IN}$  vs  $V_{OUT}$**




**$f_{IN}$  vs Delay, Gain**





# PACKAGE OUTLINE


## 20-LEAD SOIC



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.165	0.181	4.2	4.6
B	0.224	0.248	5.7	6.3
C	0.394	0.409	10.0	10.4
D	0.039 typ		1.0 typ	
E	0.010	0.018	0.25	0.45
F	0.000	0.008	0.0	0.2
G	0.047	0.071	1.2	1.8
H	0.002	0.010	0.05	0.25
I	0.012	0.028	0.3	0.7



## PIN ASSIGNMENTS



## PIN FUNCTIONS

NAME	I/O	FUNCTION
Select	I	Selects Video Input Source (High = Composite Video or Low = S-Video)
Input Y	I	Luminance Signal Input
Input C	I	Chrominance Signal Input
V <sub>Ref</sub>	-	Internal Reference By-Pass
C-Clamp C	I	Chrominance Clamp Time Constant Capacitor
Output C	O	Chrominance Signal Output
V <sub>RL</sub> Force	O	Voltage Reference Low Output (Force)
V <sub>RL</sub> Sense	O	Voltage Reference Low Output (Sense)
V <sub>RL</sub> Adjust	I	Voltage Reference Low Adjustment
GND	I	Ground
V <sub>RH</sub> Force	O	Voltage Reference High Output (Force)
V <sub>RH</sub> Sense	O	Voltage Reference High Output (Sense)
V <sub>RH</sub> Adjust	I	Voltage Reference High Adjustment
Output Y	O	Luminance Signal Output
C-Clamp Y	I	Luminance Clamp Time Constant Capacitor
C-AGC	I	Automatic Gain Control Time Constant Capacitor
Filter Adj.	I	Adjustment For Fc of Low Pass Filter
V <sub>Ref</sub> Clamp	-	Internal Reference Bypass
Input Y/C	I	Composite Signal Input
V <sub>CC</sub>	I	+5 V Power Supply

## ORDERING INFORMATION

PART NUMBER	DESCRIPTION	TEMPERATURE RANGE	PACKAGE TYPE
SPT9210SCS	Analog Video Processor	0 to +70 °C	20L SOIC

Signal Processing Technologies, Inc. reserves the right to change products and specifications without notice. Permission is hereby expressly granted to copy this literature for informational purposes only. Copying this material for any other use is strictly prohibited.

**WARNING - LIFE SUPPORT APPLICATIONS POLICY** - SPT products should not be used within Life Support Systems without the specific written consent of SPT. A Life Support System is a product or system intended to support or sustain life which, if it fails, can be reasonably expected to result in significant personal injury or death.

Signal Processing Technologies believes that ultrasonic cleaning of its products may damage the wire bonding, leading to device failure. It is therefore not recommended, and exposure of a device to such a process will void the product warranty.