

184pin Low Profile Registered DDR SDRAM DIMM

Based on 128Mx4 DDR SDRAM C Die device

Features

- 184 Dual In-Line Registered Memory Module (RDIMM)
- Registered DDR DIMM based on 90nm 512Mb Die C device organized as 128Mx4 (NT5DS128M4CG-5T).
- Performance:

| | PC3200 | |
|--------------------------------------|--------|------|
| Speed Sort | 5T | Unit |
| DIMM $\overline{\text{CAS}}$ Latency | 3 | |
| f_{CK} Clock Frequency | 200 | MHz |
| t_{CK} Clock Cycle | 5 | ns |
| f_{DQ} DQ Burst Frequency | 400 | MHz |

- Intended for 200MHz applications
- Inputs and outputs are SSTL-2 compatible
- Error Check Correction (ECC) support
- Phase lock loop (PLL) clock driver to reducing clock loading
- Registered inputs with one clock delay
- $V_{\text{DD}} = V_{\text{DDQ}} = 2.6\text{V} \pm 0.1\text{V}$
- SDRAMs have 4 internal banks for concurrent operation
- Differential clock inputs

- Data is read or written on both clock edges
- DRAM DLL aligns DQ and DQS transitions with clock transitions
- Address and control signals are fully synchronous to positive clock edge
- Programmable Operation:
 - DIMM $\overline{\text{CAS}}$ Latency: 3
 - Burst Type: Sequential or Interleave
 - Burst Length: 2, 4, 8
 - Operation: Burst Read and Write
- Auto Refresh (CBR) and Self Refresh Modes
- Automatic and controlled precharge commands
- 7.8 μs Max. Average Periodic Refresh Interval
- Serial Presence Detect EEPROM
- Gold contacts on modules
- SDRAMs are packaged in 60-ball BGA packages
- RoHS compliant

Description

NT1GD72S4PC0FV and NT2GD72S4NCOFV are registered 184-Pin Double Data Rate (DDR) Synchronous DRAM Dual In-Line Memory Module (DIMM) with ECC organized. NT1GD72S4PC0FV has a single rank using eighteen 128Mx4 BGA devices. NT2GD72S4NCOFV is double rank using thirty-six 128Mx4 BGA devices.

Depending on the speed grade, these DIMMs are intended for use in applications operating up to 200 MHz clock speeds and achieves high-speed data transfer rates of up to 400 MHz. Prior to any access operation, the device $\overline{\text{CAS}}$ latency and burst/length/operation type must be programmed into the DIMM by address inputs and I/O inputs BA0 and BA1 using the mode register set cycle.

The DIMM uses a serial EEPROM and through the use of a standard IIC protocol the serial presence-detect implementation (SPD) can be accessed. The first 128 bytes of the SPD data are programmed with the module characteristics as defined by JEDEC.

NT1GD72S4PC0FV/NT2GD72S4NCOFV
1GB: 128M x 72 / 2GB: 256M x 72
Low Profile Registered DDR SDRAM DIMM



Ordering Information

| Part Number | Organization | Speed | | Power | Leads | |
|-------------------|--------------|--------|-----------------|-----------------------|-------|------|
| NT1GD72S4PC0FV-5T | 128Mx72 | DDR400 | PC3200 3-3-3 | 200MHz (5ns @ CL = 3) | 2.6V | Gold |
| NT2GD72S4NCOFV-5T | 256Mx72 | DDR400 | PC3200 3-3-3 | 200MHz (5ns @ CL = 3) | 2.6V | Gold |

Note: The registered inputs will add 1 initial clock delay to all modules

For the closest sales office or information, please visit: www.nanya.com

Nanya Technology Corporation
Hwa Ya Technology Park 669
Fu Hsing 3rd Rd., Kueishan,
Taoyuan, 333, Taiwan, R.O.C.
Tel: +886-3-328-1688

NT1GD72S4PC0FV/NT2GD72S4NCOFV
1GB: 128M x 72 / 2GB: 256M x 72
Low Profile Registered DDR SDRAM DIMM



Pin Description

| | | | |
|---------------------------------|--------------------------------------|--------------------|--|
| CK0, CK1, CK2, CK0, CK1, CK2 | Differential Clock Inputs. | DQ0-DQ63 | DIMM memory data bus |
| CKE0, CKE1 | Clock Enable | DQS0-DQS8 | Bidirectional data strobes |
| RAS | Row Address Strobe | DQS9-DQS17 | Data strobes |
| CAS | Column Address Strobe | V _{DD} | Positive power supply |
| WE | Write Enable | V _{DDQ} | I/O Driver positive power supply |
| S0, S1 | Chip Select | V _{SS} | Ground |
| A0-A12 | Address Bus | NC/NU | No Connect / Not Useable |
| A10/AP | Address Input/Auto-precharge | SCL | IIC serial bus clock for EEPROM |
| BA0, BA1 | SDRAM Bank Address Inputs | SDA | IIC serial bus data line for EEPROM |
| V _{REF} | Ref. Voltage for SSTL_2 inputs | SA0-2 | IIC slave address select for EEPROM |
| CB0-CB7 | DIMM ECC check bits | V _{DDSPD} | Serial EEPROM positive power supply |
| V _{DDID} | V _{DD} Identification flag. | RESET | Reset pin (force register outputs low) |

Pinout

| Pin | Front | Pin | Back | Pin | Front | Pin | Back | Pin | Front | Pin | Back |
|-----|------------------|-----|------------------|-----|------------------|-----|------------------|-----|-------------------|-----|--------------------|
| 1 | V _{REF} | 93 | V _{SS} | 32 | A5 | 124 | V _{SS} | 62 | V _{DDQ} | 154 | RAS |
| 2 | DQ0 | 94 | DQ4 | 33 | DQ24 | 125 | A6 | 63 | WE | 155 | DQ45 |
| 3 | V _{SS} | 95 | DQ5 | 34 | V _{SS} | 126 | DQ28 | 64 | DQ41 | 156 | V _{DDQ} |
| 4 | DQ1 | 96 | V _{DDQ} | 35 | DQ25 | 127 | DQ29 | 65 | CAS | 157 | S0 |
| 5 | DQS0 | 97 | DM0/DQS9 | 36 | DQS3 | 128 | V _{DDQ} | 66 | V _{SS} | 158 | NA, S1* |
| 6 | DQ2 | 98 | DQ6 | 37 | A4 | 129 | DM3/DQS12 | 67 | DQS5 | 159 | DM5/DQS14 |
| 7 | V _{DD} | 99 | DQ7 | 38 | V _{DD} | 130 | A3 | 68 | DQ42 | 160 | V _{SS} |
| 8 | DQ3 | 100 | V _{SS} | 39 | DQ26 | 131 | DQ30 | 69 | DQ43 | 161 | DQ46 |
| 9 | NC | 101 | NC | 40 | DQ27 | 132 | V _{SS} | 70 | V _{DD} | 162 | DQ47 |
| 10 | RESET | 102 | NC | 41 | A2 | 133 | DQ31 | 71 | NC | 163 | NC |
| 11 | V _{SS} | 103 | NC | 42 | V _{SS} | 134 | CB4 | 72 | DQ48 | 164 | V _{DDQ} |
| 12 | DQ8 | 104 | V _{DDQ} | 43 | A1 | 135 | CB5 | 73 | DQ49 | 165 | DQ52 |
| 13 | DQ9 | 105 | DQ12 | 44 | CB0 | 136 | V _{DDQ} | 74 | V _{SS} | 166 | DQ53 |
| 14 | DQS1 | 106 | DQ13 | 45 | CB1 | 137 | CK0 | 75 | CK2 | 167 | NC |
| 15 | V _{DDQ} | 107 | DM1/DQS10 | 46 | V _{DD} | 138 | CK0 | 76 | CK2 | 168 | V _{DD} |
| 16 | CK1 | 108 | V _{DD} | 47 | DQS8 | 139 | V _{SS} | 77 | V _{DDQ} | 169 | DM6/DQS15 |
| 17 | CK1 | 109 | DQ14 | 48 | A0 | 140 | DM8/DQS17 | 78 | DQS6 | 170 | DQ54 |
| 18 | V _{SS} | 110 | DQ15 | 49 | CB2 | 141 | A10 | 79 | DQ50 | 171 | DQ55 |
| 19 | DQ10 | 111 | CKE1 | 50 | V _{SS} | 142 | CB6 | 80 | DQ51 | 172 | V _{DDQ} |
| 20 | DQ11 | 112 | V _{DDQ} | 51 | CB3 | 143 | V _{DDQ} | 81 | V _{SS} | 173 | NC |
| 21 | CKE0 | 113 | NC | 52 | BA1 | 144 | CB7 | 82 | V _{DDID} | 174 | DQ60 |
| 22 | V _{DDQ} | 114 | DQ20 | | KEY | | KEY | 83 | DQ56 | 175 | DQ61 |
| 23 | DQ16 | 115 | A12 | 53 | DQ32 | 145 | V _{SS} | 84 | DQ57 | 176 | V _{SS} |
| 24 | DQ17 | 116 | V _{SS} | 54 | V _{DDQ} | 146 | DQ36 | 85 | V _{DD} | 177 | DM7/DQS16 |
| 25 | DQS2 | 117 | DQ21 | 55 | DQ33 | 147 | DQ37 | 86 | DQS7 | 178 | DQ62 |
| 26 | V _{SS} | 118 | A11 | 56 | DQS4 | 148 | V _{DD} | 87 | DQ58 | 179 | DQ63 |
| 27 | A9 | 119 | DM2/DQS11 | 57 | DQ34 | 149 | DM4/DQS13 | 88 | DQ59 | 180 | V _{DDQ} |
| 28 | DQ18 | 120 | V _{DD} | 58 | V _{SS} | 150 | DQ38 | 89 | V _{SS} | 181 | SA0 |
| 29 | A7 | 121 | DQ22 | 59 | BA0 | 151 | DQ39 | 90 | NU | 182 | SA1 |
| 30 | V _{DDQ} | 122 | A8 | 60 | DQ35 | 152 | V _{SS} | 91 | SDA | 183 | SA2 |
| 31 | DQ19 | 123 | DQ23 | 61 | DQ40 | 153 | DQ44 | 92 | SCL | 184 | V _{DDSPD} |

* For 2G RDIMM only

Input/Output Functional Description

| Symbol | Type | Polarity | Function |
|---|--------|-------------|--|
| CK0, CK1, CK2, $\overline{\text{CK0}}, \overline{\text{CK1}}, \overline{\text{CK2}}$ | (SSTL) | Cross point | The system clock inputs. All address and command lines are sampled on the cross point of the rising edge of CK and falling edge of CK. A Delay Locked Loop (DLL) circuit is driven from the clock inputs and output timing for read operations is synchronized to the input clock. |
| CKE0, CKE1 | (SSTL) | Active High | Activates the DDR SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode or the Self Refresh mode. |
| $\overline{\text{S0}}, \overline{\text{S1}}^*$ | (SSTL) | Active Low | Enables the associated DDR SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. Physical Bank 0 is selected by S0. |
| $\overline{\text{RAS}}, \overline{\text{CAS}}, \overline{\text{WE}}$ | (SSTL) | Active Low | When sampled at the positive rising edge of the clock, $\overline{\text{RAS}}, \overline{\text{CAS}}, \overline{\text{WE}}$ define the operation to be executed by the SDRAM. |
| V _{REF} | Supply | | Reference voltage for SSTL-2 inputs |
| V _{DDQ} | Supply | | Isolated power supply for the DDR SDRAM output buffers to provide improved noise immunity |
| BA0, BA1 | (SSTL) | - | Selects which SDRAM bank is to be active. |
| A0 - A9 A10/AP A11-A12 | (SSTL) | - | During a Bank Activate command cycle, A0-A12 defines the row address (RA0-RA12) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A11 defines the column address (CA0-CA11) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke auto-precharge operation at the end of the Burst Read or Write cycle. If AP is high, auto-precharge is selected and BA0/BA1 defines the bank to be precharged. If AP is low, auto-precharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0/BA1 to control which bank(s) to precharge. If AP is high all 4 banks will be precharged regardless of the state of BA0/BA1. If AP is low, then BA0/BA1 are used to define which bank to pre-charge. |
| DQ0 - DQ63 | (SSTL) | - | Data and Check Bit input/output pins operate in the same manner as on conventional DRAMs. |
| DQS0 – DQS8, DQS9 – DQS17 | (SSTL) | Active High | Data strobes: Output with read data, input with write data. Edge aligned with read data, centered on write data. Used to capture write data. |
| CB0 – CB7 | (SSTL) | - | Data Check Bit Input/Output pins. Used on ECC modules and is not used on x64 modules. |
| DM0 – DM8 | Input | Active High | The data write masks, associated with one data byte. In Write mode, DM operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high. In Read mode, DM lines have no effect. DM8 is associated with check bits CB0-CB7, and is not used on x64 modules. |
| V _{DD} , V _{SS} | Supply | | Power and ground for the DDR SDRAM input buffers and core logic |
| SA0 – SA2 | | - | Address inputs. Connected to either V _{DD} or V _{SS} on the system board to configure the Serial Presence Detect EEPROM address. |
| SDA | | - | This bi-directional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to V _{DD} to act as a pull-up. |
| SCL | | - | This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus time to V _{DD} to act as a pull-up. |
| V _{DDSPD} | Supply | | Serial EEPROM positive power supply. |


* For 2G RDIMM only

NT1GD72S4PC0FV/NT2GD72S4NCOFV
1GB: 128M x 72 / 2GB: 256M x 72
Low Profile Registered DDR SDRAM DIMM





Functional Block Diagram

1 Rank, 18 devices, 128Mx4 DDR SDRAMs




Functional Block Diagram

2 Rank, 36 devices, 128Mx4 DDR SDRAMs



- Notes :
1. DQ-to-I/O wiring may be changed within a byte.
 2. DQ/DQS/DM/CKE/CS relationships are maintained as shown.
 3. DQ/DQS resistors are 22 Ohms.
 4. V_{DDID} strap connections (for memory device V_{DD}, V_{DDQ}):
 STRAP OUT (OPEN): V_{DD} = V_{DDQ}
 STRAP IN (V_{SS}): V_{DD} is not equal to V_{DDQ}
 5. Address and control resistors are 22 Ohms.
 6. Each Chip Select and CKE pair alternate between decks for thermal enhancement



CK0, CK0̄ PLL*
 * Wire per Clock Loading Table/Wiring Diagrams

Serial Presence Detect (1/2)

| Byte | Description | Value | | Hex | | Note |
|------|--|-----------------------------------|-----|-----|-----|------|
| | | 1GB | 2GB | 1GB | 2GB | |
| 0 | Number of Serial PD Bytes Written during Production | 128 | | 80 | | |
| 1 | Total Number of Bytes in Serial PD device | 256 | | 08 | | |
| 2 | Fundamental Memory Type | DDR SDRAM | | 07 | | |
| 3 | Number of Row Addresses on Assembly | 13 | | 0D | | |
| 4 | Number of Column Addresses on Assembly | 12 | | 0C | | |
| 5 | Number of DIMM Bank | 1 | 2 | 01 | 02 | |
| 6 | Data Width of Assembly | x72 | | 48 | | |
| 7 | Data Width of Assembly (cont') | x72 | | 00 | | |
| 8 | Voltage Interface Level of this Assembly | SSTL 2.5V | | 04 | | |
| 9 | DDR SDRAM Device Cycle Time | 5.0ns | | 50 | | |
| 10 | DDR SDRAM Device Access Time from Clock | 0.65ns | | 65 | | |
| 11 | DIMM Configuration Type | ECC | | 02 | | |
| 12 | Refresh Rate/Type | SR/1x(7.8u s) | | 82 | | |
| 13 | Primary DDR SDRAM Width | X4 | | 04 | | |
| 14 | Error Checking DDR SDRAM Device Width | X4 | | 04 | | |
| 15 | DDR SDRAM Device Attr: Min CLK Delay, Random Col Access | 1 Clock | | 01 | | |
| 16 | DDR SDRAM Device Attributes: Burst Length Supported | 2,4,8 | | 0E | | |
| 17 | DDR SDRAM Device Attributes: Number of Device Banks | 4 | | 04 | | |
| 18 | DDR SDRAM Device Attributes: CAS Latencies Supported | 2.5/3 | | 18 | | |
| 19 | DDR SDRAM Device Attributes: CS Latency | 0 | | 01 | | |
| 20 | DDR SDRAM Device Attributes: WE Latency | 1 | | 02 | | |
| 21 | DDR SDRAM Device Attributes | Differential Clock, PLL, REGISTER | | 26 | | |
| 22 | DDR SDRAM Device Attributes: General | ±0.2V Voltage Tolerance | | C0 | | |
| 23 | Minimum Clock Cycle | 6.0ns | | 60 | | |
| 24 | Maximum Data Access Time (t _{AC}) from Clock at CL=2 | 0.70ns | | 70 | | |
| 25 | Minimum Clock Cycle Time at CL=1 | N/A | | 00 | | |
| 26 | Maximum Data Access Time from Clock at CL=1 | N/A | | 00 | | |
| 27 | Minimum Row Precharge Time (t _{RP}) | 15ns | | 3C | | |
| 28 | Minimum Row Active to Row Active delay (t _{R RD}) | 10ns | | 28 | | |
| 29 | Minimum RAS to CAS delay (t _{R CD}) | 15ns | | 3C | | |
| 30 | Minimum RAS Pulse Width (t _{R AS}) | 40ns | | 28 | | |
| 31 | Module Bank Density | 1GB | | 01 | | |
| 32 | Address and Command Setup Time Before Clock | 0.60ns | | 60 | | |
| 33 | Address and Command Hold Time After Clock | 0.60ns | | 60 | | |
| 34 | Data Input Setup Time Before Clock | 0.40ns | | 40 | | |
| 35 | Data Input Hold Time After Clock | 0.40ns | | 40 | | |

Serial Presence Detect (2/2)

| Byte | Description | Value | | Hex | | Note |
|--------|--|---------------|-----|----------------------|-----|------|
| | | 1GB | 2GB | 1GB | 2GB | |
| 36-40 | Reserved | Undefined | | 00 | | |
| 41 | Minimum Active/Auto-refresh Time (t_{RC}) | 55ns | | 37 | | |
| 42 | Auto-refresh to Active/Auto-refresh Command Period (t_{RFC}) | 70ns | | 46 | | |
| 43 | Max Cycle Time (t_{CKmax}) | 12ns | | 30 | | |
| 44 | Maximum DQS-DQ Skew Time (t_{DQSQ}) | 0.4ns | | 28 | | |
| 45 | Maximum Read Data Hold Skew Factor (t_{QHS}) | 0.5ns | | 50 | | |
| 46 | Superset Information (may be used in future) | Undefined | | 00 | | |
| 47 | DIMM Height | 28.57mm | | 01 | | |
| 48-61 | Superset Information (may be used in future) | Undefined | | 00 | | |
| 62 | SPD Revision | 1.0 | | 10 | | |
| 63 | Checksum Data | Checksum | | 59 | 5A | |
| 64-71 | Manufacturer's JEDEC ID Code | 0B Hex bank 3 | | 7F7F7F0B 00000000 | | |
| 72-255 | Reserved | -- | | -- | | |
| Note: | | | | | | |

Absolute Maximum Ratings

| Symbol | Parameter | Rating | Units |
|------------------------------------|--|-------------------------------|-------|
| V _{IN} , V _{OUT} | Voltage on I/O pins relative to V _{SS} | -0.5 to V _{DDQ} +0.5 | V |
| V _{IN} | Voltage on Inputs relative to V _{SS} | -1.0 to +3.6 | V |
| V _{DD} | Voltage on V _{DD} supply relative to V _{SS} | -1.0 to +3.6 | V |
| V _{DDQ} | Voltage on V _{DDQ} supply relative to V _{SS} | -1.0 to +3.6 | V |
| T _A | Operating Temperature (Ambient) | 0 to +70 | °C |
| T _{STG} | Storage Temperature (Plastic) | -55 to +150 | °C |
| P _D | Power Dissipation (per device component) | 1 | W |
| I _{OUT} | Short Circuit Output Current | 50 | mA |

Note: Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics and Operating Conditions

T_A = 0°C ~ 70°C; V_{DDQ} = V_{DD} = 2.6V ± 0.1V

| Symbol | Parameter | Min | Max | Units | Notes |
|------------------------------------|--|-------------------------|-------------------------|-------|-------|
| V _{DD} | Supply Voltage | 2.5 | 2.7 | V | |
| V _{DDQ} | I/O Supply Voltage | 2.5 | 2.7 | V | |
| V _{SS} , V _{SSQ} | Supply Voltage, I/O Supply Voltage | 0 | 0 | V | |
| V _{REF} | I/O Reference Voltage | 0.49 x V _{DDQ} | 0.51 x V _{DDQ} | V | 1 |
| V _{TT} | I/O Termination Voltage (System) | V _{REF} - 0.04 | V _{REF} + 0.04 | V | 2 |
| V _{IH} (DC) | Input High (Logic1) Voltage | V _{REF} + 0.15 | V _{DD} + 0.3 | V | |
| V _{IL} (DC) | Input Low (Logic0) Voltage | -0.3 | V _{REF} - 0.15 | V | |
| V _{IN} (DC) | Input Voltage Level, CK and $\overline{\text{CK}}$ Inputs | -0.3 | V _{DDQ} + 0.3 | V | |
| V _{ID} (DC) | Input Differential Voltage, CK and $\overline{\text{CK}}$ Inputs | 0.36 | V _{DDQ} + 0.6 | V | 3 |
| I _I | Input Leakage Current Any input 0V ≤ V _{IN} ≤ V _{DD} ; (All other pins not under test = 0V) | -2 | 2 | μA | |
| I _{OZ} | Output Leakage Current (DQs are disabled; 0V ≤ V _{out} ≤ V _{DDQ}) | -5 | 5 | μA | |
| I _{OH} | Output High Current (V _{OUT} = 1.95V) | -16.2 | - | mA | |
| I _{OL} | Output Low Current (V _{OUT} = 0.35V) | 16.2 | - | mA | |

Note:


- V_{REF} is expected to be equal to 0.5 V_{DDQ} of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed 2% of the DC value.
- V_{TT} is not applied directly to the DIMM. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF}, and must track variations in the DC level of V_{REF}.
- V_{ID} is the magnitude of the difference between the input level on CK and the input level on $\overline{\text{CK}}$.

AC Characteristics

Notes 1-6 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, Operating, Standby, and Refresh Currents, and Electrical Characteristics and AC Timing.

1. All voltages referenced to V_{SS} .
2. Tests for AC timing, I_{DD} , and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
3. Outputs measured with equivalent load. Refer to the AC Output Load Circuit below.
4. AC timing and I_{DD} tests may use a V_{IL} to V_{IH} swing of up to 1.5V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK, \overline{CK}), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1V/ns in the range between $V_{IL(AC)}$ and $V_{IH(AC)}$ unless otherwise specified.
5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level.
6. Inputs are not recognized as valid until V_{REF} stabilizes. Exception: during the period before V_{REF} stabilizes, $CKE \leq 0.2V_{DDQ}$ is recognized as low.

AC Output Load Circuits



AC Operating Conditions

$T_A = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$; $V_{DDQ} = V_{DD} = 2.6\text{V} \pm 0.1\text{V}$

| Symbol | Parameter/Condition | Min | Max | Unit | Notes |
|--------------|--|-------------------------|-------------------------|------|-------|
| $V_{IH(AC)}$ | Input High (Logic 1) Voltage. | $V_{REF} + 0.31$ | | V | |
| $V_{IL(AC)}$ | Input Low (Logic 0) Voltage. | | $V_{REF} - 0.31$ | V | |
| $V_{ID(AC)}$ | Input Differential Voltage, CK and \overline{CK} Inputs | 0.7 | $V_{DDQ} + 0.6$ | V | 1 |
| $V_{IX(AC)}$ | Input Differential Pair Cross Point Voltage, CK and \overline{CK} Inputs | $(0.5 * V_{DDQ}) - 0.2$ | $(0.5 * V_{DDQ}) + 0.2$ | V | 2 |

1. V_{ID} is the magnitude of the difference between the input level on CK and the input level on \overline{CK} .

2. The value of V_{IX} is expected to equal $0.5 * V_{DDQ}$ of the transmitting device and must track variations in the DC level of the same.

NT1GD72S4PC0FV/NT2GD72S4NCOFV
1GB: 128M x 72 / 2GB: 256M x 72
Low Profile Registered DDR SDRAM DIMM



Operating, Standby, and Refresh Currents

$T_A = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$; $V_{DDQ} = V_{DD} = 2.6\text{V} \pm 0.1\text{V}$

| Symbol | Parameter/Condition | PC3200 (-5T) | | Unit |
|--------|---|--------------|-------|------|
| | | 1GB | 2GB | |
| IDD0 | Operating Current: one bank; active/precharge; $t_{RC} = t_{RC(MIN)}$; $t_{CK} = t_{CK(MIN)}$; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle | 623 | 1118 | mA |
| IDD1 | Operating Current: one bank; active/read/precharge; Burst = 2; $t_{RC} = t_{RC(MIN)}$; CL=2.5; $t_{CK} = t_{CK(MIN)}$; $I_{OUT} = 0\text{mA}$; address and control inputs changing once per clock cycle | 606 | 1116 | mA |
| IDD2P | Precharge Power-Down Standby Current: all banks idle; power-down mode; $\text{CKE} \leq V_{IL}$ (MAX); $t_{CK} = t_{CK(MIN)}$ | 255.7 | 385.0 | mA |
| IDD2F | Precharge floating standby current: $\overline{\text{CS}} \geq V_{IH(MIN)}$; all banks idle; $\text{CKE} \geq V_{IH(MIN)}$; $t_{CK} = 5\text{ns}$; address and control inputs changing once per clock cycle | 405.1 | 699.2 | mA |
| IDD2Q | Precharge quiet standby current: $\overline{\text{CS}} \geq V_{IH(MIN)}$; all banks idle; $\text{CKE} \geq V_{IH(MIN)}$; $t_{CK} = 5\text{ns}$; address and other control inputs stable at $\geq V_{IH(min)}$ or $\leq V_{IL(max)}$. | 245 | 361.8 | mA |
| IDD3P | Active Power-Down Standby Current: one bank active; power-down mode; $\text{CKE} \leq V_{IL(MAX)}$; $t_{CK} = t_{CK(MIN)}$ | 315.3 | 503.3 | mA |
| IDD3N | Active Standby Current: one bank; active/precharge; $\text{CS} \geq V_{IH(MIN)}$; $\text{CKE} \geq V_{IH(MIN)}$; $t_{RC} = t_{RAS(MAX)}$; $t_{CK} = t_{CK(MIN)}$; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle | 441.3 | 752.0 | mA |
| IDD4R | Operating Current: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL = 2.5; $t_{CK} = t_{CK(MIN)}$; $I_{OUT} = 0\text{mA}$ | 691 | 1276 | mA |
| IDD4W | Operating Current: one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL=2.5; $t_{CK} = t_{CK(MIN)}$ | 575 | 1003 | mA |
| IDD5 | Auto-Refresh Current: $t_{RC} = t_{RFC(MIN)}$ | 1050 | 1964 | mA |
| IDD6 | Self-Refresh Current: $\text{CKE} \leq 0.2\text{V}$ | 49.1 | 131.0 | mA |
| IDD7 | Operating Current: four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; $t_{RC} = t_{RC(min)}$; $I_{OUT} = 0\text{mA}$. | 1731 | 3066 | mA |

Note: All IDD values are average values derived from measurements.

NT1GD72S4PC0FV/NT2GD72S4NCOFV
1GB: 128M x 72 / 2GB: 256M x 72
Low Profile Registered DDR SDRAM DIMM



Electrical Characteristics & AC Timing – Absolute Specifications

($T_A = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$; $V_{DDQ} = V_{DD} = 2.6\text{V} \pm 0.1\text{V}$)


| Symbol | Parameter | Min. | Max. | Unit | Notes |
|--------|--|-------------------------------------|--------|-----------------|-------|
| tAC | DQ output access time from CK/ $\overline{\text{CK}}$ | -0.7 | +0.7 | ns | |
| tDQSK | DQS output access time from CK/ $\overline{\text{CK}}$ | -0.6 | +0.6 | ns | |
| tCH | CK high-level width | 0.45 | 0.55 | t _{CK} | |
| tCL | CK low-level width | 0.45 | 0.55 | t _{CK} | |
| tHP | Minimum half clk period for any given cycle; defined by clk high (tCH) or clk low (tCL) time | tCH or tCL | | t _{CK} | |
| tCK | Clock cycle time | 5 | 8 | ns | |
| tDH | DQ and DM input hold time | 0.4 | | ns | |
| tDS | DQ and DM input setup time | 0.4 | | ns | |
| tIPW | Control & Address Input pulse width (each input) | 2.2 | | ns | |
| tDIPW | DQ and DM input pulse width (each input) | 1.75 | | ns | |
| tHZ | DQ & DQS high-impedance time from CK/ $\overline{\text{CK}}$ | | 0.7 | ns | |
| tLZ | DQ & DQS low-impedance time from CK/ $\overline{\text{CK}}$ | -0.7 | 0.7 | ns | |
| tDQSQ | DQS-DQ skew (DQS & associated DQ signals) | | 0.4 | ns | |
| tQHS | Data hold Skew Factor | | 0.5 | ns | |
| tQH | Data output hold time from DQS | tHP - tQHS | | ns | |
| tDQSS | Write command to 1st DQS latching transition | 0.72 | 1.25 | t _{CK} | |
| tDQSH | DQS input high pulse width (write cycle) | 0.35 | | t _{CK} | |
| tDQSL | DQS input low pulse width (write cycle) | 0.35 | | t _{CK} | |
| tDSS | DQS falling edge to CK setup time (write cycle) | 0.2 | | t _{CK} | |
| tDSH | DQS falling edge hold time from CK (write cycle) | 0.2 | | t _{CK} | |
| tMRD | Mode register set command cycle time | 2 | | t _{CK} | |
| tWPRES | Write preamble setup time | 0 | | ns | |
| tWPST | Write postamble | 0.4 | 0.6 | t _{CK} | |
| tWPRE | Write preamble | Max(0.25* t _{ck} , 1.5) | | ns | |
| tIH | Address and control input hold time (fast slew rate) | 0.6 | | ns | |
| tIS | Address and control input setup time (fast slew rate) | 0.6 | | ns | |
| tIH | Address and control input hold time (slow slew rate) | 0.7 | | ns | |
| tIS | Address and control input setup time (slow slew rate) | 0.7 | | ns | |
| tRPRE | Read preamble | 0.9 | 1.1 | t _{CK} | |
| tRPST | Read postamble | 0.4 | 0.6 | t _{CK} | |
| tRAS | Active to Pre-Charge command | 40 | 70,000 | ns | |
| tRC | Active to Active/Auto Refresh command period | 55 | | ns | |
| tRFC | Auto Refresh to Active/Auto refresh command period | 70 | | ns | |
| tRCD | Active to READ or WRITE delay | 15 | | ns | |
| tRP | Pre-Charge command period | 15 | | ns | |
| tRAP | Active to Auto Pre-Charge Delay | tRCD or tRAS min | | ns | |
| tRRD | Active bank A to Active bank B command | 10 | | ns | |
| tWR | Write recovery time | 15 | | ns | |
| tWTR | Internal Write to Read command delay | 2 | | t _{CK} | |
| tXSNR | Exit self refresh to a Non-read command | 75 | | ns | |
| tXSRD | Exit self refresh to a Read command | 200 | | t _{CK} | |
| tREFI | Average Period Refresh Interval | | 7.8 | us | |

NT1GD72S4PC0FV/NT2GD72S4NCOFV
1GB: 128M x 72 / 2GB: 256M x 72
Low Profile Registered DDR SDRAM DIMM



Package Dimensions

1GB, Register ECC, 18 BGA devices



Note: All dimensions are typical with tolerances of +/- 0.15 (0.006) unless otherwise stated.

Units: Millimeters (Inches)


Note: For all drawings, devices are drawn as a reference only

NT1GD72S4PC0FV/NT2GD72S4NCOFV
1GB: 128M x 72 / 2GB: 256M x 72
Low Profile Registered DDR SDRAM DIMM



Package Dimensions

2GB, Register ECC, 36 BGA devices



Note: All dimensions are typical with tolerances of +/- 0.15 (0.006) unless otherwise stated.

Units: Millimeters (Inches)

Note: For all drawings, devices are drawn as a reference only

NT1GD72S4PC0FV/NT2GD72S4NCOFV
1GB: 128M x 72 / 2GB: 256M x 72
Low Profile Registered DDR SDRAM DIMM



Revision Log

| Rev | Date | Modification |
|-----|-------------------|---|
| 0.1 | February 24, 2006 | Initial Release. |
| 0.2 | March 7, 2007 | Add 2GB spec. |
| 1.0 | April 20, 2007 | Official Release. |
| 1.1 | July 13, 2006 | Update typo on Module Organization in Page 2. |

Nanya Technology Corporation

Hwa Ya Technology Park 669

Fu Hsing 3rd Rd., Kueishan,

Taoyuan, 333, Taiwan, R.O.C.

Tel: +886-3-328-1688

Please visit our home page for more information: www.nanya.com

Nanya reserves the right to make changes or deletions without any notice to any of its products. Nanya makes no guarantee, warranty or representation regarding the suitability of its products for any particular purpose. Nanya assumes no liability arising out of the application or use of its products. All parameters can and do vary in its application and must be validated for each customer application by the customer's technician. By purchasing Nanya products, Nanya does not convey any license under its patent rights not the rights of others. Nanya products are not designed or intended or authorized for use in systems intended for the military or surgical implants or any other applications where life is involved or where injury or death may occur or the loss/corruption of data or the loss of system reliability or mission critical applications. Should the buyer purchase or use Nanya products in such unintended or unauthorized application, the Buyer and user shall indemnify and hold Nanya and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, costs, damages, all fees and expenses directly or indirectly arising from any claim of loss, injury or death associated with unintended or unauthorized use even if such claims alleges Nanya was negligent regarding design or manufacture of the part. Nanya and the Nanya logo are trademarks of the Nanya Technology Corporation.

Printed in Taiwan

©2006