



Integrated Device Technology, Inc.

## 256KB, 512KB AND 1MB SECONDARY CACHE MODULES FOR THE INTEL® PENTIUM™ PROCESSOR

PRELIMINARY  
IDT7MP6157  
IDT7MP6158  
IDT7MP6159  
IDT7MP6160

### FEATURES

- 256KB, 512KB and 1MB secondary cache module family
- Ideal for use with many Intel Pentium CPU-based systems and those that use the Intel 82430 PCIsset core logic
- Operates with external Pentium processor speeds of 66MHz
- Low-cost, low-profile cardedge module with 160 leads
- Uses Burndy Computerbus™ connector, part number CELP2X80SC3Z48
- Single 5V (±5) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity


### DESCRIPTION

The IDT7MP6157/58/59/60 are a family of 256KB/1MB/256KB/512KB secondary caches that are ideal for use with many Intel Pentium CPU-based systems and is particularly tailored for those that use the Intel 82430 PCIsset core logic. The IDT7MP6157/58/59/60 use IDT's burst and asynchronous CacheRAMs™ in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. Extremely high speeds are achieved using IDT's high-performance, high-reliability BiCMOS and CMOS technologies.

The low profile cardedge package configuration allows 160 signal leads to be placed on a package 4.35" long. Depending on which cache configuration is used, the module is a maximum of 0.445" thick and a maximum of 1.15" tall.

All inputs and outputs of the IDT7MP6157/58/59/60 are TTL-compatible, and operate from a single 5V supply. Burst SRAM versions are 3.3V I/O compatible. Equal clock line trace lengths ensure minimum clock skew. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

### FUNCTIONAL BLOCK DIAGRAM



3031 draw 01

The IDT logo is a registered trademark and CacheRAM is a trademark of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

COMMERCIAL TEMPERATURE RANGE

OCTOBER 1993

**PIN CONFIGURATION**

GND	81	1	GND
D63	82	2	D62
VCC	83	3	VCC
D61	84	4	D60
VCC	85	5	VCC
D59	86	6	D58
D57	87	7	D56
GND	88	8	GND
(2) DP7	89	9	DP6(2)
D55	90	10	D54
D53	91	11	D52
D51	92	12	D50
GND	93	13	GND
D49	94	14	D48
D47	95	15	D46
D45	96	16	D44
D43	97	17	D42
GND	98	18	GND
D41	99	19	D40
(2) DP5	100	20	DP4(2)
D39	101	21	D38
D37	102	22	D36
D35	103	23	D34
GND	104	24	GND
D33	105	25	D32
D31	106	26	D30
D29	107	27	D28
D27	108	28	D26
D25	109	29	D24
GND	110	30	GND
(2) DP3	111	31	DP2(2)
D23	112	32	D22
D21	113	33	D20
VCC	114	34	VCC
D19	115	35	D18
GND	116	36	GND
D17	117	37	D16
VCC	118	38	VCC
D15	119	39	D14
D13	120	40	D12
GND	121	41	GND
D11	122	42	D10
VCC	123	43	VCC
D9	124	44	D8
(2) DP1	125	45	DP0(2)
VCC	126	46	VCC
D7	127	47	D6
D5	128	48	D4
D3	129	49	D2
D1	130	50	D0
GND	131	51	GND
A3-1	132	52	A3-0
A4-1	133	53	A4-0
A5-1	134	54	A5-0
A6-1	135	55	A6-0
A7	136	56	A8
GND	137	57	GND
A9	138	58	A10
A11	139	59	A12
A13	140	60	A14
A15	141	61	A16
A17	142	62	A18
GND	143	63	GND
A19	144	64	PD0
PD1	145	65	PD2
(1) CLK0	146	66	CLK1(1)
(1) CLK2	147	67	CLK3(1)
GND	148	68	GND
WE7	149	69	WE6
WE5	150	70	WE4
WE3	151	71	WE2
WE1	152	72	WE0
GND	153	73	GND
(1) ADSC1	154	74	ADSC0(1)
CE1	155	75	CE0
(1) ADV1	156	76	ADV0(1)
OE1	157	77	OE0
VCC	158	78	VCC
(1) ADSP1	159	79	ADSP0(1)
GND	160	80	GND

**PIN NAMES**

**INTEGRATED DEVICE**

A3 - A19	Address Inputs
D0 - D63	Inputs/Outputs
DP0 - DP7	Parity Inputs/Outputs
CE0 - CE1	Chip Enable Inputs
WE0 - WE7	Byte Write Enable Inputs
OE0 - OE1	Output Enable Inputs
ADSP0 - ADSP1	Address Status Processor Inputs
ADSC0 - ADSC1	Address Status Cache Controller Inputs
ADV0 - ADV1	Burst Address Advance Inputs
CLK0 - CLK3	Clock Inputs
PD0 - PD2	Presence Detect Pins
N C	No Connect
GND	Ground
Vcc	Power Supply

3031 tbl 01

**PRESENCE DETECT TABLE**

PD2	PD1	PD0	SRAM	Type	Size	Module
N C	N C	N C	—	—	—	No cache present
N C	N C	GND	128K x 8	Asynch	1MB	IDT7MP6158
N C	GND	N C	32K x 8	Asynch	256KB	IDT7MP6157
N C	GND	GND	—	—	—	Reserved
GND	N C	N C	—	—	—	Reserved
GND	N C	GND	—	—	—	Reserved
GND	GND	N C	32K x 18	Burst	256KB	IDT7MP6159
GND	GND	GND	64K x 18	Burst	512KB	IDT7MP6160

3031 tbl 02

**LOW PROFILE CARDEDGE MODULE  
TOP VIEW**

3031 drw 02

- NOTES:**  
 1. These pins are no connects for the asynchronous module version.  
 2. These pins are no connects for the module versions without parity



**RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**

1 V<sub>IL</sub> = -3.0V for pulse width less than 5ns

3031 tbl 03

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	V <sub>CC</sub>
Commercial	0°C to +70°C	0V	5.0V ± 5%

3031 tbl 04

**CAPACITANCE<sup>(1, 2)</sup>**

(TA = +25°C, f = 1.0 MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	'6157/8	'6159/60	Unit
C <sub>IN1</sub>	Input Capacitance (Address)	V <sub>IN</sub> = 0V	45	25	pF
C <sub>IN2</sub>	Input Capacitance ( $\overline{CE}$ , $\overline{OE}$ , Control)	V <sub>IN</sub> = 0V	25	15	pF
C <sub>IN3</sub>	Input Capacitance ( $\overline{WE}$ , CLK)	V <sub>IN</sub> = 0V	8	8	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 0V	10	10	pF

**NOTES:**

- These parameters are guaranteed by design but not tested
- These parameters are maximum values.

3031 tbl 05

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>BIAS</sub>	Temperature Under Bias	-10 to +85	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	°C
I <sub>OUT</sub>	DC Output Current	50	mA

3031 tbl 06

**NOTE:**

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> = 5.0V ± 5%, T<sub>A</sub> = 0°C to 70°C)

Symbol	Parameter	Test Condition	7MP6157/58		7MP6159/60		Unit
			Min.	Max.	Min.	Max.	
I <sub>LI</sub>	Input Leakage Current (Address)	V <sub>CC</sub> = Max, V <sub>IN</sub> = GND to V <sub>CC</sub>	—	40	—	40	μA
I <sub>LI</sub>	Input Leakage Current ( $\overline{CE}$ , $\overline{OE}$ , Control)	V <sub>CC</sub> = Max, V <sub>IN</sub> = GND to V <sub>CC</sub>	—	20	—	20	μA
I <sub>LI</sub>	Input Leakage Current ( $\overline{WE}$ , CLK)	V <sub>CC</sub> = Max, V <sub>IN</sub> = GND to V <sub>CC</sub>	—	5	—	5	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub> , V <sub>CC</sub> = Max	—	5	—	5	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.	—	0.4	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.	2.4	—	2.4	—	V
I <sub>CC</sub>	Operating Power Supply Current	V <sub>CC</sub> = Max., $\overline{CE} \leq V_{IL}$ , f = f <sub>MAX</sub> , Outputs Open	—	1280/1200	—	1000	mA
I <sub>SB</sub>	Standby Power Supply Current	V <sub>CC</sub> = Max., $\overline{CE} \geq V_{IH}$ , f = f <sub>MAX</sub> , Outputs Open	—	480/360	—	200	mA
I <sub>SB1</sub>	Full Standby Power Supply Current	V <sub>CC</sub> = Max., $\overline{CE} \geq V_{CC} - 0.2V$ , f = 0, V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, Outputs Open	—	160	—	120	mA


3031 tbl 07

IDT  
 482577J 00J4575 T47  
 68E D  
 INTEGRATED DEVICE

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2


3031 tbl 08



\*including scope and jig capacitances

3031 drw 03

**Figure 1. Output Load**




\*including scope and jig capacitances

3031 drw 04

**Figure 2. Output Load**  
(for tOHZ, tCHZ, tOLZ and tCLZ)

**PACKAGE DIMENSIONS**

**7MP6157**




3031 drw 05

IDT  
 98B3  
 0014576  
 4825771  
 68E D  
 INTEGRATED DEVICE  
 7

IDT  
 482577J 0014577 81T  
 68E D


PACKAGE DIMENSIONS

7MP6158



3031 drw 06


7MP6159, 7MP6160



3031 drw 07

INTEGRATED DEVICE

**ORDERING INFORMATION**



3031 drw 08

IDT 756 0014578 4825771 68E D INTEGRATED DEVICE

**7**