

8X60 FIFO RAM Controller (FRC)

Product Specification

Military
Customer Specific Products

FEATURES

- 12-Bit FIFO address generator
- Data rate exceeding 8MHz
- Asynchronous Read/Write operations
- 3-State address outputs
- User-defined word width
- Specifically designed for use with high-speed bipolar RAMs (adaptable for use with MOS RAMs)
- TTL input and output
- 16mA Address-drive capability

USE AND APPLICATION

- Interface between independent-ly-clocked systems
- Buffer memories for disk and/or tape
- Data communication concentrators
- CPU/terminal buffering
- DMA applications
- CRT terminals

FUNCTIONAL OPERATION

The FRC operates in either of two basic modes — write into the FIFO buffer memory or read from the FIFO buffer memory. These two operations are described in subsequent paragraphs and the complete sequence is summarized in Table 1. Typical Write/Read timing relationships, arbitration logic, and chip-enable control are shown in the Timing Diagrams.

PRODUCT DESCRIPTION

The Signetics 8X60 FIFO RAM Controller (FRC) is an address and status generator designed to implement a high-speed/high-capacity First-In/First-Out (FIFO) stack utilizing standard off-the-shelf RAMs — see Applications on the last page of this data sheet. The FRC can control up to 4096 words of buffer memory; intermediate buffer sizes can be selected — refer to the memory length table on the next page. Built-in arbitration logic handles read/write operations on a first-come/first-serve basis.

As shown in Figure 1, the FRC consists of:


- A 12-bit write address generation counter (counter #1) and a 12-bit read address generation counter (counter #2).
- A 12-bit up/down status counter (counter #3).
- Twelve 3-State address drivers.
- Control logic.

The two address counters, #1 and #2, respectively, are used to generate write and read addresses; the outputs of these counters are multiplexed to the 3-State address drivers. Counter #3 generates full, empty, and half full status.

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
28-Pin DIP 600mil-wide	8X60/BXA
28-Pin LLCC	8X60/B3A

PIN CONFIGURATION



PIN NO.	IDENTIFIER	FUNCTION
1	VBB	Supply voltage for internal circuits.
2, 14, 21	GND	Circuit ground.
3	SI	Shift-in request for write cycle; active-low input.
4	SO	Shift-Out request for read cycle; active-low input.
5	RESET	Active-low master reset input.
6	CE	Active-low chip enable input.
7	WRITE	Write cycle address valid; active-low output.
8	READ	Read cycle address valid; active-low output.
9	FULL	Memory full status output; also, override input capability. Active when high.
10	HALF FULL	Memory half-full status output; active-high.
11	EMPTY	Memory empty status output; also, override input capability. Active when high.
12	LS1	Least significant bit (LSB) of the memory length select input.
13	LS2	Most significant bit (MSB) of the memory length select input.
15-20 22-27	A ₁₁ -A ₀	3-State address outputs; A ₀ = LSB.
28	VCC	Supply voltage.

FIFO RAM Controller (FRC)

8X60




Figure 1. Functional Block Diagram of FIFO RAM Controller

BD092715

FIFO BUFFER MEMORY — WRITE CYCLE

To perform a write operation, **SO** must be High and **SI** must be Low. When these conditions exist and other control parameters (Table 1) are satisfied, the write address in Counter #1 (Figure 1) is output to the address bus via the multiplexer and **WRITE** output goes Low. (Note: Normally, the **WRITE** output goes Low after the address output becomes state — refer to **WRITE Cycle Timing Diagram**. The **WRITE** output may then act as a **write or chip enable** for the RAMs that are used to implement the memory.

When the **write** cycle is ended (**SI** is forced High), the **WRITE** output goes High, the address output buffers return to a High-impedance state. Counter #1 (Write Address Generation) and Counter #3 (Status) are both incremented, and Counter #2 (Read Address Generation) remains unchanged.

FIFO BUFFER MEMORY — READ CYCLE

To perform a read operation, **SI** must be High and **SO** must be Low. When these conditions exist and other control parameters (Table 1) are satisfied, the read address contained in Counter #2 (Figure 1) is output to the address bus and the **READ** output goes Low. When the **read** cycle is ended (**SO** is forced High) the **READ** output goes High, the output buffers return to a High-impedance state. Counter #2 (Read Ad-

MEMORY LENGTH

LS1	LS2	HALF LENGTH	FULL LENGTH
L	L	2048	4096
H	L	32	64
L	H	512	1024
H	H	128	256

dress Generation) is incremented. Counter #3 (Status) is decremented, and Counter #1 (Write Address Generation) remains unchanged.

CONTROL LOGIC

To prevent the possibility of operational conflicts, **SI** and **SO** are treated on a first-come/first-served basis; these two input signals are controlled by internal arbitration logic — refer to the applicable **Timing Diagrams** and **AC Characteristics** for functional and timing relationships. If one cycle is requested while the other cycle is in progress, the requested cycle will commence as soon as the current-cycle is complete (provided other control parameters are satisfied).

As shown in the accompanying diagram, the buffer length of the FIFO memory can be hardware-selected via the Length Select (**LS1, LS2**) Inputs. When less than the maximum length is selected, the unused high-order bits of the address outputs are held in the High-impedance state.

Generation of the status output signals (**HALF FULL, FULL** and **EMPTY**) is a function of the Length Select (**LS1, LS2**) inputs and the current state of Status Counter #3. In general, the status outputs reflect the conditions that follow:

- **HALF FULL** — this status output signal goes High on the positive-going edge of **SI** if the MSB of the selected length of Counter #3 becomes a "1". The **HALF FULL** signal will go from High-to-Low on the positive-going edge of **SO** when, after the **read** cycle, the selected length of Counter #3 changes from "100 ... 00" to "011 ... 11". For example, if the selected memory length is 256 words (**FULL** = 256), then **HALF FULL** = 128 words; hence, on the positive-going edge of **SO** when Counter #3 reaches a count of 127, the **HALF FULL** output will go from High-to-Low.
- **FULL** — this signal serves both as a status output and as an override input. The **FULL** signal goes High on the negative-going edge of **SI** if all bits of Counter #3 for se-

FIFO RAM Controller (FRC)

8X60

lected length are equal to "1". The FULL output goes from High-to-Low on the negative-going edge of \overline{SO} .

- **EMPTY** — this signal also serves as a status output and as an override input. On the negative-going edge of \overline{SO} , the EMPTY output is driven High if Status Counter #3 contains a value of "1"; on the positive-going edge of \overline{SO} , the counter is decremented to "0". The EMPTY output goes from High-to-Low on the negative-going edge of \overline{SI} .

Once the FULL signal is High, further Write Cycle Requests (\overline{SI} = low) are ignored; similarly, once the EMPTY signal is High, further Read Cycle requests (\overline{SO} = low) are ignored. However, to accommodate diversified applications,

the FULL and EMPTY outputs are open-collector with on-chip 4.7K passive pull-up resistors. If either the FULL or EMPTY pins are forced Low via external control, the corresponding write or read cycle may resume (provided external FULL or EMPTY input is held Low until the corresponding WRITE or READ output goes Low) and the address/status counters will continue normal operation* — refer to Table 1.

The user must force the RESET input Low to initialize the chip. (Note: If the RESET signal is driven Low during a write or read cycle, the address output may have a short period of uncertainty before assuming a high-impedance state.) The following actions occur when RESET is active:

- All internal counters are set to "0".

- All address output lines are forced to the high-impedance state.
- HALF FULL and FULL outputs are forced Low.
- WRITE, READ, and EMPTY outputs are forced high.

When \overline{CE} is High, the address output lines are forced to the high-impedance state, further write or read cycle requests are ignored, and all counters remain unchanged. If \overline{CE} switches from Low-to-High during a write or read cycle, the cycle in progress is always completed before the disabled state is entered. For details of these operations, refer to the timing information shown later in this data sheet.

* Refer to Note on inside back cover

Table 1. Summary of Operation

INPUTS				INITIAL CONDITIONS	RESULTING OUTPUTS			COMMENTS
RESET	\overline{CE}	\overline{SI}	\overline{SO}		WRITE	READ	Address Bus	
L	X	X	X		H	H	Hi-Z	Reset all counters to 0.
H	X	H	H		H	H	Hi-Z	No action
H	L	L	H	FULL = L	L	L	Write address from Ctr #1	Shift into FIFO stack (Write Cycle)
H	L	L	H	FULL = H	H	H	Hi-Z	Stack full (write inhibited)
H	L	H	L	EMPTY = L	H	L	Read address from Ctr #2	Shift out of FIFO stack (Read Cycle)
H	L	H	L	EMPTY = H	H	H	Hi-Z	Stack empty (read inhibited)
H	L	L	↓	Write cycle in progress	L	H	Write address from Ctr #1	Continue write cycle (until \overline{SI} goes high)
H	L	↓	L	Read cycle in progress	H	L	Read address from Ctr #2	Continue read cycle (until \overline{SO} goes high)
H	L	L	L	EMPTY = H	L	H	Write address from Ctr #1	Shift in (read inhibited)
H	L	L	L	FULL = H	H	L	Read address from Ctr #2	Shift out (write inhibited)
H	L	↑	H	Write cycle in progress	↑	H	Goes to Hi-Z	Increment write address counter #1 and status counter #3
H	L	H	↑	Read cycle in progress	H	↑	Goes to Hi-Z	Increment read address counter #2; decrement status counter #3
H	L	↑	L	Write cycle in progress ¹	↑	↓	Changes to read address from Ctr #2	Increment write address counter #1 and status counter #3
H	L	L	↑	Read cycle in progress ²	↓	↑	Changes to write address from Ctr #1	Increment read address counter #2; decrement status counter #3
H	H	↓	H		H	H	Hi-Z	Chip disabled
H	H	H	↓		H	H	Hi-Z	Chip disabled
H	↑	L	X	FULL = L; write cycle begun ¹	L	H	Write address from Ctr #1	Continue write cycle (until \overline{SI} goes high)
H	↑	L	X	EMPTY = L; read cycle begun ²	H	L	Read address from Ctr #2	Continue read cycle (until \overline{SO} goes high)
H	↓	L	L	FULL = L; EMPTY = L	-	-	-	This set of conditions should be avoided

NOTES:

1. Write cycle will occur if either \overline{SI} goes Low before \overline{SO} goes Low or EMPTY = H when \overline{SO} goes Low.
2. Read cycle will occur if either \overline{SO} goes Low before \overline{SI} goes Low or FULL = H when \overline{SI} goes Low.

FIFO RAM Controller (FRC)

8X60

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	+7	V _{DC}
V _{BB}	Supply voltage for internal circuits	+4	V _{DC}
V _I	Input voltage	+5.5	V _{DC}
V _O	Off-state output voltage	+5.5	V _{DC}
T _{STG}	Storage temperature range	-65 to +150	°C

DC ELECTRICAL CHARACTERISTICS 4.5V ≤ V_{CC} ≤ 5.5V, -55°C ≤ T_C ≤ +125°C

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ ²	Max	
V _{IH}	High level input voltage ³		2.0			V
V _{IL}	Low level input voltage				0.8	V
V _{OH}	High level output voltage: All outputs except FULL and EMPTY	V _{CC} = MIN; I _{OH} = -2.6mA	2.5			V
V _{OL}	Low level output voltage: Address Bus, WRITE, READ	V _{CC} = MIN; I _{OL} = 16mA		0.38	0.5	V
V _{OL}	HALF FULL, FULL, and EMPTY	V _{CC} = MIN; I _{OL} = 8mA		0.35	0.5	V
V _{IK}	Diode clamp voltage: All inputs except FULL and EMPTY	V _{CC} = MIN; I _{IK} = -18mA		-0.8	-1.5	V
I _{IH}	High level input current: All inputs except FULL and EMPTY	V _{CC} = MAX; V _{IH} = 2.7V		0.1	20	μA
I _{IH}	FULL and EMPTY	V _{CC} = MAX; V _{IH} = 2.7V; stack FULL or stack EMPTY ³		-470	-900	μA
I _{IL}	Low level input current: All inputs except FULL and EMPTY	V _{CC} = MAX; V _{IL} = 0.4V		-0.17	-0.4	mA
I _{IL}	FULL and EMPTY	V _{CC} = MAX; V _{IL} = 0.4V; Stack FULL or Stack EMPTY		-1.12	-1.8	mA
I _{OH}	High level output current: FULL, EMPTY	V _{CC} = MIN; V _{OH} = V _{CC} (MIN)		15	100	μA
I _{OZH}	Hi-Z output current (HIGH); address bus (3-State)	V _{CC} = MAX; V _{OUT} = 2.4V		0.9	20	μA
I _{OZL}	Hi-Z output current (LOW); address bus (3-State)	V _{CC} = MAX; V _{OUT} = 0.5V		-0.6	-20	μA
I _I	Input leakage current: All inputs except FULL and EMPTY	V _{CC} = MAX; V _{IN} = 5.5V		0.03	0.1	mA
I _{OS}	Short-circuit output current: address bus and HALF FULL	V _{CC} = MAX; V _{OH} = 0V	-15	-68	-100	mA
I _{OS}	WRITE, READ	V _{CC} = MAX; V _{OH} = 0V	-40	-73	-100	mA
I _{CC}	Supply current from V _{CC}	V _{CC} = MAX; Address Bus = Hi-Z	-55°C → +25°C → +125°C →	81 81 81	140 122 100	mA mA mA
I _{BB}	Supply current from V _{BB}	V _{BB} = MAX	-55°C → +25°C → +125°C →	63 63 63	100 95.5 90	mA mA mA

FIFO RAM Controller (FRC)

8X60

AC ELECTRICAL CHARACTERISTICS $4.5V \leq V_{CC} \leq 5.5V, -55^{\circ}C \leq T_C \leq +125^{\circ}C$

SYMBOL	PARAMETERS	REFERENCES		TEST CONDITIONS	LIMITS			UNIT
		From	To		Min	Typ	Max	
Pulse Widths								
T_{LH}	SI high	$\uparrow SI$	$\downarrow SI$	Stack approaching FULL ⁴	30	13		ns
T_{DH}	SO high	$\uparrow SO$	$\downarrow SO$	Stack approaching EMPTY ⁴	30	16		ns
Write Cycle Timing								
T_{LA}	Address stable delay	$\downarrow SI$	An	FULL = Low; SO = High		40	60	ns
T_{AW}	Address lead time	An	$\downarrow WRITE$		0			ns
T_{LAW}	WRITE output active delay	$\downarrow SI$	$\downarrow WRITE$	FULL = Low; SO = High	40	51	77	ns
T_{LW}	WRITE output inactive delay	$\uparrow SI$	$\uparrow WRITE$			3	10	ns
T_{WA}	Address lag time	$\uparrow WRITE$	An		20	34		ns
T_{LT}	Address output disable	$\uparrow SI$	An (Hi-Z)			37	65	ns
T_{LF}	FULL status active delay	$\downarrow SI$	$\uparrow FULL$	Stack approaching FULL; SO = High		39	70	ns
T_{LE}	EMPTY status inactive delay	$\downarrow SI$	$\downarrow EMPTY$	Stack = EMPTY		40	70	ns
T_{HFH}	HALF-FULL status active delay	$\uparrow SI$	$\uparrow HALF FULL$	Stack approaching HALF-FULL		30	50	ns
T_{DW}	WRITE output active after read	$\uparrow SO$	$\downarrow WRITE$	Both SI & READ = Low		74	110	ns
Read Cycle Timing								
T_{DA}	Address stable delay	$\downarrow SO$	An	EMPTY = Low; SI = High		40	60	ns
T_{AR}	Address lead time	An	$\downarrow READ$		-5			ns
T_{DAR}	READ output active delay	$\downarrow SO$	$\downarrow READ$	EMPTY = Low; SI = High		48	75	ns
T_{DR}	READ output inactive delay	$\uparrow SO$	$\uparrow READ$			5	10	ns
T_{RA}	Address lag time	$\uparrow READ$	An		10	32		ns
T_{DT}	Address output disable	$\uparrow SO$	An (Hi-Z)			37	70	ns
T_{DE}	EMPTY status active delay	$\downarrow SO$	$\uparrow EMPTY$	Stack approaching EMPTY; SI = High		38	50	ns
T_{DF}	FULL status inactive delay	$\downarrow SO$	$\downarrow FULL$	Stack = FULL		38	65	ns
T_{HFL}	HALF-FULL status inactive delay	$\uparrow SO$	$\downarrow HALF FULL$	Stack exactly HALF-FULL		54	85	ns
T_{LR}	READ output active after write	$\uparrow SI$	$\downarrow READ$	Both SO & WRITE = Low		70	100	ns
Chip Enable Timing (Write)								
T_{HEW}	Chip enable hold time ⁵	$\downarrow SI$	$\uparrow CE$	FULL = Low; SO = High		1	10	ns
T_{SEW}	Chip disable set-up time ⁶	$\uparrow CE$	$\downarrow SI$	FULL = Low; SO = High	10	1		ns
T_{PEW}	Chip enable delay time	$\downarrow CE$	$\downarrow WRITE$	FULL = Low; SI = Low; SO = High		69	110	ns
Chip Enable Timing (Read)								
T_{HER}	Chip enable hold time ⁵	$\downarrow SO$	$\uparrow CE$	EMPTY = Low; SI = High		1	12	ns
T_{SER}	Chip disable set-up time ⁶	$\uparrow CE$	$\downarrow SO$	EMPTY = Low; SI = High	10	1		ns
T_{PER}	Chip enable delay time	$\downarrow CE$	$\downarrow READ$	EMPTY = Low; SO = Low; SI = High		64	105	ns
Reset Timing								
T_{RR}	RESET recovery	$\uparrow RESET$	$\downarrow WRITE$	SI = Low		57	85	ns
T_{RL}	RESET pulse width (low)	$\downarrow RESET$	$\uparrow RESET$		25	8		ns
Full/Empty Override Timing								
T_{FW}	Override recovery for FULL	$\downarrow FULL$	$\downarrow WRITE$	Stack = Full; SI = Low; SO = High		70	110	ns
T_{ER}	Override recovery for EMPTY	$\downarrow EMPTY$	$\downarrow READ$	Stack = EMPTY; SO = Low; SI = High		65	105	ns

NOTES:


- V_{BB} should be obtained from a regulated 1.5V supply.
- Typical limits are: $V_{CC} = 5.0V$; $T_A = 25^{\circ}C$.
- Because of the internal pull-up resistor on the FULL and EMPTY pins, a negative current is required to force the required voltage.
- Such that write/read request is inhibited after stack becomes full/empty.
- The earliest rising edge of CE such that the WRITE or READ output always occurs.
- The latest rising edge of CE such that the WRITE or READ output never occurs.

FIFO RAM Controller (FRC)


8X60

AC TEST CIRCUITS

APPLICABLE PINS: $\overline{\text{WRITE}}$ (7),
 $\overline{\text{READ}}$ (8), HALF FULL (10)




APPLICABLE PINS:
 A_n (15 - 20, 22 - 27)




OUTPUT STATE		SWITCH POSITION	
FROM	TO	S1	S2
Low	High	Closed	Closed
High	Low	Closed	Closed
High	HI-Z	Closed	Closed
Low	HI-Z	Closed	Closed
HI-Z	High	Open	Closed
HI-Z	Low	Closed	Open

- NOTES:
- In all cases C_L includes probe and jig capacitance.
 - All diodes are 1N916, 1N3064, or equivalent.
 - For $\overline{\text{READ}}$ and $\overline{\text{WRITE}}$ outputs, $R_L = 280$ ohms; for HALF FULL output, $R_L = 2K$ ohms.

APPLICABLE PINS: FULL (8)
AND EMPTY (11)




AC TEST WAVEFORMS




Propagation Delay
(Typical Example)

NOTE:
Pulse widths and Setup/Hold times are measured using the same reference points as above waveform



3-State Enable Time to LOW Level
and Disable Time From LOW Level




3-State Enable Time to HIGH Level
and Disable Time From HIGH Level

FIFO RAM Controller (FRC)

8X60


TIMING DIAGRAMS



FIFO RAM Controller (FRC)

8X60

TIMING DIAGRAMS (Continued)



FIFO RAM Controller (FRC)

8X60

APPLICATIONS

