



Integrated Device Technology, Inc.

# FAST CMOS 8-INPUT UNIVERSAL SHIFT REGISTER

## IDT 54/74FCT299 IDT 54/74FCT299A



### FEATURES:

- IDT54/74FCT299 equivalent to FAST™ speed;  
IDT54/74FCT299A 25% faster than FAST™
- Equivalent to FAST™ output drive over full temperature and voltage supply extremes
- $I_{OL} = 48\text{mA}$  (commercial) and  $32\text{mA}$  (military)
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- 8-Input universal shift register
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing# 5962-86862 is listed on this function. Refer to Section 2/page 2-4.


### DESCRIPTION:

The IDT54/74FCT299 and IDT54/74FCT299A are built using advanced CEMOS™, a dual metal CMOS technology. The IDT54/74FCT299 and IDT54/74FCT299A are 8-input universal shift/storage registers with 3-state outputs. Four modes of operation are possible; hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops  $Q_0$ - $Q_7$  to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

### PIN CONFIGURATIONS



### FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.  
FAST is a trademark of Fairchild Semiconductor Co.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JANUARY 1989

**ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	0.5	0.5	W
I <sub>OUT</sub>	DC Output Current	120	120	mA

**CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)**

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	TYP.	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	10	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 0V	8	12	pF

**NOTE:**

1. This parameter is guaranteed by characterization data and not tested.

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

V<sub>LC</sub> = 0.2V; V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

Commercial: T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5.0V±5%

Military: T<sub>A</sub> = -55°C to +125°C; V<sub>CC</sub> = 5.0V±10%

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	-	-	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	-	-	0.8	V	
I <sub>IH</sub>	Input HIGH Current (Except I/O pins)	V <sub>CC</sub> = Max.	V <sub>I</sub> = V <sub>CC</sub>	-	-	5	μA
			V <sub>I</sub> = 2.7V	-	-	5 <sup>(4)</sup>	
I <sub>IL</sub>	Input LOW Current (Except I/O pins)	V <sub>CC</sub> = Max.	V <sub>I</sub> = 0.5V	-	-	-5 <sup>(4)</sup>	
			V <sub>I</sub> = GND	-	-	-5	
I <sub>IH</sub>	Input HIGH Currents (I/O pins only)	V <sub>CC</sub> = Max.	V <sub>I</sub> = V <sub>CC</sub>	-	-	15	μA
			V <sub>I</sub> = 2.7V	-	-	15 <sup>(4)</sup>	
I <sub>IL</sub>	Input LOW Currents (I/O pins only)		V <sub>I</sub> = 0.5V	-	-	-15 <sup>(4)</sup>	
		V <sub>I</sub> = GND	-	-	-15		
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>N</sub> = -18mA	-	-0.7	-1.2	V	
I <sub>OS</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup> , V <sub>O</sub> = GND	-60	-120	-	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32 μA	V <sub>HC</sub>	V <sub>CC</sub>	-	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -300 μA	V <sub>HC</sub>	V <sub>CC</sub>		-
			I <sub>OH</sub> = -12mA MIL.	2.4	4.3		-
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300 μA	-	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300 μA	-	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 32mA MIL.	-	0.3		0.5
		I <sub>OL</sub> = 48mA COM'L.	-	0.3	0.5		
V <sub>H</sub>	Input Hysteresis on Clock Only	-	-	200	-	mV	

**10**

**NOTES:**

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

**POWER SUPPLY CHARACTERISTICS**

$V_{LC} = 0.2V$ ;  $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
$I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}$ ; $V_{IN} \leq V_{LC}$ $f_{CP} = f_1 = 0$		-	0.001	1.5	mA
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V$ <sup>(3)</sup>		-	0.5	2.0	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE}_1 = \overline{OE}_2 = \text{GND}$ $\overline{MR} = V_{CC}$ $S_0 = S_1 = V_{CC}$ $DS_0 = DS_1 = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$	-	0.15	0.25	mA/ MHz
$I_C$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 1.0\text{MHz}$ 50% Duty Cycle $\overline{OE}_1 = \overline{OE}_2 = \text{GND}$ $\overline{MR} = V_{CC}$ $S_0 = S_1 = V_{CC}$ $DS_0 = DS_7 = \text{GND}$ One Bit Toggling at $f_1 = 5\text{MHz}$ 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	-	1.5	4.0	mA
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	-	2.0	6.0	
		$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	-	3.75	7.8 <sup>(5)</sup>		
		$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	-	6.0	16.8 <sup>(5)</sup>		

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.

6.  $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_1 N_1)$   
 $I_{CC} = \text{Quiescent Current}$   
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4V)$   
 $D_H = \text{Duty Cycle for TTL Inputs High}$   
 $N_T = \text{Number of TTL Inputs at } D_H$   
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$   
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$   
 $f_1 = \text{Input Frequency}$   
 $N_1 = \text{Number of Inputs at } f_1$   
 All currents are in milliamperes and all frequencies are in megahertz.

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
CP	Clock Pulse Input (Active Edge Rising)
DS <sub>0</sub>	Serial Data Input for Right Shift
DS <sub>7</sub>	Serial Data Input for Left Shift
S <sub>0</sub> , S <sub>7</sub>	Mode Select Inputs
MR	Asynchronous Master Reset Input (Active LOW)
$\overline{OE}_1, \overline{OE}_2$	3-State Output Enable Inputs (Active LOW)
I/O <sub>0</sub> - I/O <sub>7</sub>	Parallel Data Inputs or 3-State Parallel Outputs
Q <sub>0</sub> , Q <sub>7</sub>	Serial Outputs

**TRUTH TABLE**

INPUTS				RESPONSE
MR	S <sub>1</sub>	S <sub>0</sub>	CP	
L	X	X	X	Asynchronous Reset Q <sub>0</sub> -Q <sub>7</sub> = LOW
H	H	H	┌	Parallel Load; I/O → Q <sub>n</sub> → Q <sub>n</sub>
H	L	H	┐	Shift Right; DS <sub>0</sub> → Q <sub>0</sub> , Q <sub>0</sub> → Q <sub>1</sub> , etc.
H	H	L	┐	Shift Left; DS <sub>7</sub> → Q <sub>7</sub> , Q <sub>7</sub> → Q <sub>6</sub> , etc.
H	L	L	X	Hold

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION <sup>(1)</sup>	IDT54/74FCT299					IDT54/74FCT299A					UNIT
			TYP. <sup>(3)</sup>	COM'L.		MIL.		TYP. <sup>(3)</sup>	COM'L.		MIL.		
				MIN. <sup>(2)</sup>	MAX.	MIN. <sup>(2)</sup>	MAX.		MIN. <sup>(2)</sup>	MAX.	MIN. <sup>(2)</sup>	MAX.	
t <sub>PLH</sub> t <sub>FHL</sub>	Propagation Delay CP to Q <sub>0</sub> or Q <sub>7</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	7.0	2.0	10.0	2.0	14.0	5.0	2.0	7.2	2.0	9.5	ns
t <sub>PLH</sub> t <sub>FHL</sub>	Propagation Delay CP to I/O <sub>n</sub>		6.0	2.0	12.0	2.0	12.0	5.0	2.0	7.2	2.0	9.5	ns
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>0</sub> or Q <sub>7</sub>		7.0	2.0	10.0	2.0	10.5	5.0	2.0	7.2	2.0	9.5	ns
t <sub>PHL</sub>	Propagation Delay MR to I/O <sub>n</sub>		7.0	2.0	15.0	2.0	15.0	6.0	2.0	8.7	2.0	11.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OE to I/O <sub>n</sub>		8.0	1.5	11.0	1.5	15.0	5.5	1.5	6.5	1.5	7.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Disable Time OE to I/O <sub>n</sub>		5.5	1.5	7.0	1.5	9.0	4.0	1.5	5.5	1.5	6.5	ns
t <sub>SU</sub>	Set-up Time HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP		2.0	7.5	-	7.5	-	2.5	3.5	-	4.0	-	ns
t <sub>H</sub>	Hold Time HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP		0	1.0	-	1.0	-	-1.5	1.0	-	1.0	-	ns
t <sub>SU</sub>	Set-up Time HIGH or LOW I/O <sub>n</sub> , DS <sub>0</sub> or DS <sub>7</sub> to CP		0.5	5.5	-	5.5	-	2.5	4.0	-	4.5	-	ns
t <sub>H</sub>	Hold Time HIGH or LOW I/O <sub>n</sub> , DS <sub>0</sub> or DS <sub>7</sub> to CP		0	1.5	-	1.5	-	1.0	1.5	-	1.5	-	ns
t <sub>w</sub>	CP Pulse Width HIGH or LOW		7.0	7.0	-	7.0	-	4.0	5.0	-	6.0	-	ns
t <sub>w</sub>	MR Pulse Width LOW		7.0	7.0	-	7.0	-	4.0	5.0	-	6.0	-	ns
t <sub>REM</sub>	Recovery Time MR to CP	7.0	7.0	-	7.0	-	4.0	5.0	-	6.0	-	ns	

**NOTES:**

- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.

**10**

**ORDERING INFORMATION**

