

# SRAM MODULE

# 32K x 16 SRAM

## FEATURES

- High speed: 20\*, 25 and 30ns
- High-performance, low-power CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  functions
- Upper and lower byte select
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 20ns access
  - 25ns access
  - 30ns access

## MARKING

-20\*  
-25  
-30

- Packages
  - 40-pin DIP (600 mil)


D

- Part Number Example: MT2S3216D-20

\*Preliminary

## PIN ASSIGNMENT (Top View)

### 40-Pin DIP (SI-2)



\*Address A15 must be connected to Vss.

**SRAM MODULE**

## GENERAL DESCRIPTION


The MT2S3216 is a high-speed SRAM memory module containing 32,768 words organized in a x16-bit configuration. The module consists of two 32K x 8 fast static RAMs and a single decoder mounted on a 40-pin DIP, FR4 printed circuit board.

Data is written into the SRAM memory when both write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}$ ) inputs are LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and output enable ( $\overline{OE}$ ) are LOW.  $\overline{LB}$  and  $\overline{UB}$  control the lower

and upper byte selection.  $\overline{CE}$  sets the output in High-Z for additional system design flexibility, and memory expansion may be achieved through use of the  $\overline{OE}$  and  $\overline{CE}$  functions.

The Micron SRAM family uses high-speed, low-power CMOS designs featuring a four-transistor memory cell and double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5V supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

| MODE              | CE | UB | LB | OE | WE | A15 | DQ OPERATION | POWER        |
|-------------------|----|----|----|----|----|-----|--------------|--------------|
| STANDBY           | H  | X  | X  | X  | X  | L   | HIGH-Z       | STANDBY      |
| STANDBY           | L  | H  | H  | X  | X  | L   | HIGH-Z       | STANDBY      |
| READ: WORD        | L  | L  | L  | L  | H  | L   | Q1-16        | ACTIVE (x16) |
| READ: LOWER BYTE  | L  | H  | L  | L  | H  | L   | Q1-8         | ACTIVE (x8)  |
| READ: UPPER BYTE  | L  | L  | H  | L  | H  | L   | Q9-16        | ACTIVE (x8)  |
| READ: WORD        | L  | L  | L  | H  | H  | L   | HIGH-Z       | ACTIVE (x16) |
| READ: LOWER BYTE  | L  | H  | L  | H  | H  | L   | HIGH-Z       | ACTIVE (x8)  |
| READ: UPPER BYTE  | L  | L  | H  | H  | H  | L   | HIGH-Z       | ACTIVE (x8)  |
| WRITE: WORD       | L  | L  | L  | X  | L  | L   | D1-16        | ACTIVE (x16) |
| WRITE: LOWER BYTE | L  | H  | L  | X  | L  | L   | D1-8         | ACTIVE (x8)  |
| WRITE: UPPER BYTE | L  | L  | H  | X  | L  | L   | D9-16        | ACTIVE (x8)  |

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....-1V to +7V  
 Storage Temperature .....-55°C to +125°C  
 Power Dissipation ..... 2W  
 Short Circuit Output Current ..... 50mA  
 Voltage on any pin relative to Vss .....-1V to Vcc +1V

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ TA ≤ 70°C; Vcc = 5V ±10%)

| DESCRIPTION                  | CONDITIONS                                                    | SYMBOL                      | MIN             | MAX                | UNITS | NOTES |
|------------------------------|---------------------------------------------------------------|-----------------------------|-----------------|--------------------|-------|-------|
| Input High (Logic 1) Voltage | A0-A14, WE, OE                                                | V <sub>IH</sub>             | 2.2             | V <sub>cc</sub> +1 | V     | 1     |
|                              | A15, CE, UB, LB                                               | V <sub>IH</sub>             | 2.0             | V <sub>cc</sub> +1 | V     | 1     |
| Input Low (Logic 0) Voltage  | A0-A14, WE, OE                                                | V <sub>IL</sub>             | -0.5            | 0.8                | V     | 1, 2  |
|                              | A15, CE, UB, LB                                               | V <sub>IL</sub>             | -0.5            | 0.8                | V     | 1, 2  |
| Input Leakage Current        | 0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>                        | A0-A14, WE, OE              | I <sub>LI</sub> | -10                | 10    | μA    |
|                              |                                                               | A15, CE                     |                 | 1,200              | μA    |       |
|                              |                                                               | UB, LB                      |                 | 600                | μA    |       |
| Input/Output Leakage Current | Output(s) Disabled<br>0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> | DQ1-DQ16<br>I <sub>LO</sub> | -5              | 5                  | μA    |       |
| Output High Voltage          | I <sub>OH</sub> = -4.0mA                                      | V <sub>OH</sub>             | 2.4             |                    | V     | 1     |
| Output Low Voltage           | I <sub>OL</sub> = 8.0mA                                       | V <sub>OL</sub>             |                 | 0.4                | V     | 1     |
| Supply Voltage               |                                                               | V <sub>CC</sub>             | 4.5             | 5.5                | V     | 1     |

**SRAM MODULE**

| DESCRIPTION                            | CONDITIONS                                                                                                                                        | SYMBOL           | TYP   | MAX  |     |     |    | UNITS | NOTES |
|----------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-------|------|-----|-----|----|-------|-------|
|                                        |                                                                                                                                                   |                  |       | -20* | -25 | -30 |    |       |       |
| Operating Current:<br>TTL Input Levels | CE ≤ V <sub>IL</sub> ; V <sub>CC</sub> = MAX<br>f = MAX = 1/ t <sub>RC</sub><br>Outputs Open                                                      | I <sub>CC</sub>  | 170   | 280  | 260 | 210 | mA | 3, 13 |       |
|                                        |                                                                                                                                                   |                  | (x16) | 85   | 140 | 140 |    |       | 140   |
| Standby Current:<br>TTL Input Levels   | CE ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX<br>f = MAX = 1/ t <sub>RC</sub><br>Outputs Open                                                      | I <sub>SB1</sub> | 30    | 70   | 70  | 70  | mA | 13    |       |
| Standby Current:<br>CMOS Input Levels  | CE ≥ V <sub>CC</sub> - 0.2; V <sub>CC</sub> = MAX<br>V <sub>IN</sub> ≤ V <sub>SS</sub> + 0.2 or<br>V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2; f = 0 | I <sub>SB2</sub> | 5     | 35   | 35  | 35  | mA | 13    |       |

\*Preliminary

**CAPACITANCE**

| DESCRIPTION                          | CONDITIONS                                               | SYMBOL          | MAX | UNITS | NOTES |
|--------------------------------------|----------------------------------------------------------|-----------------|-----|-------|-------|
| Input Capacitance:<br>A0-A14, WE, OE | T <sub>A</sub> = 25°C; f = 1 MHz<br>V <sub>CC</sub> = 5V | C <sub>I1</sub> | 14  | pF    | 4     |
| Input Capacitance: A15, CE           |                                                          | C <sub>I2</sub> | 10  | pF    | 4     |
| Input Capacitance: UB, LB            |                                                          | C <sub>I3</sub> | 5   | pF    | 4     |
| Input/Output Capacitance: DQ         |                                                          | C <sub>IO</sub> | 8   | pF    | 4     |

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 (Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ )

| DESCRIPTION                            | SYM        | -20* |     | -25 |     | -30 |     | UNITS | NOTES |
|----------------------------------------|------------|------|-----|-----|-----|-----|-----|-------|-------|
|                                        |            | MIN  | MAX | MIN | MAX | MIN | MAX |       |       |
| <b>READ Cycle</b>                      |            |      |     |     |     |     |     |       |       |
| READ cycle time                        | $t_{RC}$   | 20   |     | 25  |     | 30  |     | ns    |       |
| Address access time                    | $t_{AA}$   |      | 20  |     | 25  |     | 30  | ns    |       |
| Chip Enable access time                | $t_{ACE}$  |      | 20  |     | 25  |     | 30  | ns    |       |
| Output hold from address change        | $t_{OH}$   | 3    |     | 5   |     | 5   |     | ns    |       |
| Chip Enable LOW to output in Low-Z     | $t_{LZCE}$ | 4    |     | 6   |     | 5   |     | ns    | 7     |
| Chip Enable to output in High-Z        | $t_{HZCE}$ |      | 8   |     | 9   |     | 20  | ns    | 6, 7  |
| Chip Enable LOW to power-up time       | $t_{PU}$   | 0    |     | 0   |     | 0   |     | ns    |       |
| Chip Enable HIGH to power-down time    | $t_{PD}$   |      | 20  |     | 25  |     | 30  | ns    |       |
| Output Enable access time              | $t_{AOE}$  |      | 8   |     | 8   |     | 10  | ns    |       |
| Output Enable LOW to output in Low-Z   | $t_{LZOE}$ | 0    |     | 0   |     | 0   |     | ns    |       |
| Output Enable HIGH to output in High-Z | $t_{HZOE}$ |      | 7   |     | 7   |     | 10  | ns    | 6     |
| <b>WRITE Cycle</b>                     |            |      |     |     |     |     |     |       |       |
| WRITE cycle time                       | $t_{WC}$   | 20   |     | 20  |     | 25  |     | ns    |       |
| Chip Enable to end of write            | $t_{CW}$   | 15   |     | 15  |     | 25  |     | ns    |       |
| Address valid to end of write          | $t_{AW}$   | 15   |     | 15  |     | 18  |     | ns    |       |
| Address setup time                     | $t_{AS}$   | 0    |     | 0   |     | 0   |     | ns    |       |
| Address hold from end of write         | $t_{AH}$   | 0    |     | 0   |     | 0   |     | ns    |       |
| WRITE pulse width                      | $t_{WP1}$  | 10   |     | 15  |     | 25  |     | ns    |       |
| WRITE pulse width                      | $t_{WP2}$  | 12   |     | 15  |     | 25  |     | ns    |       |
| Data setup time                        | $t_{DS}$   | 7    |     | 10  |     | 15  |     | ns    |       |
| Data hold time                         | $t_{DH}$   | 0    |     | 0   |     | 0   |     | ns    |       |
| Write Enable LOW to output in Low-Z    | $t_{LZWE}$ | 4    |     | 5   |     | 5   |     | ns    | 7     |
| Write Enable HIGH to output in High-Z  | $t_{HZWE}$ |      | 7   |     | 10  |     | 12  | ns    | 6, 7  |

\*Preliminary

**SRAM MODULE**

**AC TEST CONDITIONS**

|                                     |                         |
|-------------------------------------|-------------------------|
| Input pulse levels .....            | V <sub>ss</sub> to 3.0V |
| Input rise and fall times .....     | 5ns                     |
| Input timing reference levels ..... | 1.5V                    |
| Output reference levels .....       | 1.5V                    |
| Output load .....                   | See Figures 1 and 2     |




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>ss</sub> (GND).
2. -3V for pulse width < t<sub>RC</sub>/2.
3. I<sub>cc</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. t<sub>HZCE</sub>, t<sub>HZOE</sub> and t<sub>HZWE</sub> are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZWE</sub> is less than t<sub>LZWE</sub>.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to, or coincident with, latest occurring chip enable.
11. t<sub>RC</sub>=Read Cycle Time
12. Chip enable and write enable can initiate and terminate a WRITE cycle.
13. Typical values are measured at 5V, 25°C and 20ns cycle time.


**SRAM MODULE**



**WRITE CYCLE NO. 1<sup>12</sup>**  
**(Chip Enable Controlled)**




**WRITE CYCLE NO. 2<sup>12</sup>**  
**(Write Enable Controlled)**



 DON'T CARE  
 UNDEFINED

**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).

**WRITE CYCLE NO. 3** 7.12  
(Write Enable Controlled)



**NOTE:** Output enable ( $\overline{OE}$ ) is active (LOW).