

# CS3114

High Speed G.709/G.975 Compliant  
Reed-Solomon Encoder



The CS3114 Reed-Solomon Encoder is designed to provide high performance solutions for forward error correction requirements and meets the ITU G.709 standard for Optical Transport Networks (OTN) providing data rates higher than 10 Gbps. This core is developed for high performance digital video and audio, satellite broadcast or data storage and retrieval applications and is fully compliant with the ITU G.709 standard. The CS3114 RS encoder is available for both ASIC and programmable logic versions that have been handcrafted by Amphion to deliver high performance while minimizing power consumption and silicon area.




Figure 1: CS3114 Function

## ENCODER FEATURES

- ◆ Fully compliant with a ITU G.709/G.975 standard
- ◆ High data rates > 2.4 Gbps in a single instantiation
- ◆ Total number of message symbols per block  $k = 239$
- ◆ Number of check bytes per block  $(n-k) = 16$
- ◆ Capable of continuous or burst processing of data blocks
- ◆ Symbol wide input and output, clocked by a single symbol rate clock
- ◆ Simple core interface allows easy integration into larger systems
- ◆ Support of the following combinations of generator polynomial,  $g(x)$ , and field polynomial,  $f(x)$ :

$$g(x) = (x + 1)(x + \alpha)(x + \alpha^2) \dots (x + \alpha^{(2t-1)})$$

where  $\alpha$  is 02<sub>HEX</sub>

$$f(x) = x^8 + x^4 + x^3 + x^2 + 1$$

## KEY METRICS

- ◆ Logic area: 2.8K Gates (STD Cells)
- ◆ Performance: >300 MSamples/sec
- ◆ Input clock: 300 MHz (130nm, TSMC)

## BENEFITS

- ◆ Increases the performance of existing optical networks
- ◆ Lowers the number of repeaters in optical networks
- ◆ Increases the bandwidth for optical networks

## APPLICATIONS

- ◆ ITU G.709/G.975 compliant transport networks
- ◆ SONET/SDH applications
- ◆ High performance digital video and audio
- ◆ High-rate LAN/MAN applications
- ◆ Cable and satellite broadcast

## BLOCK CODES FOR ERROR CORRECTION

The purpose of channel coding in digital communications systems, is to introduce controlled redundancy into an information sequence, which can be exploited by the receiver to overcome the effects of data corruption caused by channel distortions and noise. The encoding process generally involves taking  $k$  information bits or symbols and mapping them to a longer, unique sequence of  $n$  bits or symbols, referred to as a *code word*. The amount of redundancy added by the encoder is measured by the ratio  $n/k$ , and the reciprocal of this value, namely  $k/n$ , is known as the *coding rate*. Intuitively, lower coding rates imply greater degrees of added redundancy, and hence greater robustness against errors. This robustness is generally achieved at the expense of bandwidth expansion, since a higher transmission rate must be maintained for channel-coded data, due to the redundant data added by the encoding process. The redundancy introduced can be utilised to detect the occurrence of errors and request retransmission (ARQ scheme) and/or correct errors (FEC scheme).

Block codes are characterised by the independent coding of successive blocks of information bits, or multi-bit symbols. For each block, the values of the  $n$  coded bits or symbols are computed solely from the values of the  $k$  information bits or symbols. There are no dependencies between successive blocks, and hence block codes for error detection and correction are considered *memoryless*. If the information sequence is coded as a sequence of bits, the code is *binary*, while *non-binary* codes encode data as groups of symbols, where a single symbol contains several bits. Reed-Solomon codes are a particularly powerful type of non-binary linear block code. A systematic  $(n, k)$  Reed-Solomon code takes  $k$

information symbols and appends  $n-k$  redundant check (or parity) symbols. This allows unassisted correction of up to  $\lfloor (n-k) / 2 \rfloor$  symbol errors per block of  $n$  symbols, and hence Reed-Solomon coding is particularly effective against burst errors introduced by the communications channel. In addition to the number of added check symbols, a Reed-Solomon code is characterised by a *field polynomial* and *generator polynomial*. The coefficients of the field polynomial define a particular finite field, which is an integral part of the mathematical operations carried out during coding. The coefficients of the generator polynomial are used to determine the check symbol values for a particular information sequence.

## CS3114 FUNCTIONAL DESCRIPTION

Figure 2 represents the main functional blocks and interfaces for the CS3114 Reed Solomon encoder.

The CS3114 RS encoder consists of 3 primary blocks as shown in Figure 2. A section of storage is reserved for the generator polynomial coefficients for each of the 16 parity number formats, the total number of symbols in the code word (code word length), and the number of appended check symbols (parity length).

The parity symbol calculation block is responsible for producing the parity values from the input data sequence and the generator polynomial coefficients. The count and control circuitry performs internal control operations, and switches the output data stream between the input information data stream and the generated parity values.

Since the encoder is systematic, the first  $k$  output symbols are identical to the input information sequence, and the  $n-k$  parity symbols are then appended.




Figure 2: CS3114 Overview Diagram

## CS3114 SYMBOL AND PIN DESCRIPTION

Table 1 describes input and output ports (shown graphically in Figure 3) of the CS3114 G.709 compliant RS encoder. Unless otherwise stated, all signals are active high and bit(0) is the least significant bit.




Figure 3: CS3114 Symbol

Table 1: CS3114 RS Encoder Interface Signal Definitions

Signal	I/O	Width (Bits)	Description
Clk	I	1	Symbol rate clock, rising edge active
RESn	I	1	Asynchronous Master Reset, active low
DATA_IN	I	8	Input data symbol, 8 bits wide
FRAME_START_IN	I	1	When high, indicates the data on <i>DATA_IN</i> is the first symbol in a new codeword sequence
DATA_VALID_IN	I	1	When high, signifies that the signals at the <i>DATA_IN</i> and <i>FRAME_START_IN</i> ports contain valid information
DATA_OUT	O	8	Output data symbol, 8 bits wide.
FRAME_START_OUT	O	1	When high, indicates the data on <i>DATA_OUT</i> is the first symbol in a new coded block
DATA_VALID_OUT	O	1	When high, signifies that the signals at the <i>DATA_OUT</i> and <i>FRAME_START_OUT</i> ports contain valid information
I_PO	O	1	Indicates the present symbol is message (1) or parity (0) data.

## OPERATIONAL DESCRIPTION

The following sections describe the operation of the Reed Solomon encoder.

### RESET AND CLOCKING STRATEGY

All synchronous elements in the RS encoder are clocked using the rising edge of the *CLK* signal. Additionally, all I/O signals are registered on the rising edge of *CLK*, with the exception of *RES<sub>n</sub>*. When the reset signal *RES<sub>n</sub>* is asserted, all registers will be set to their default reset value.

### INPUT DATA INTERFACE

#### DATA\_VALID\_IN

The *DATA\_VALID\_IN* signal should be asserted whenever valid data is present on *DATA\_IN* and appropriate flags are driven at the *FRAME\_START\_IN* input. *DATA\_VALID\_IN* acts as a clock enable for the input codeword and if de-asserted, the encoder will not sample the signals at *FRAME\_START\_IN* and *DATA\_IN*. Therefore, there is no requirement for the codeword sequence to be input in a continuous stream. If *DATA\_VALID\_IN* is de-asserted after a complete message sequence has been input, the encoder continues to process the received message and output the corrected message, despite the fact that the input data flow has stalled. Symbols placed on *DATA\_IN* will be ignored when *DATA\_VALID\_IN* is de-asserted.

#### FRAME\_START\_IN

*FRAME\_START\_IN* should be asserted for one clock cycle at the same time as the first information symbol in a new sequence is applied to *DATA\_IN* simultaneously with *DATA\_VALID\_IN* asserted.

If *FRAME\_START\_IN* is asserted at the beginning of a codeword and subsequently reasserted before the message has completely entered the encoder, the partially entered message will be discarded and processing begun again at the latest assertion of *FRAME\_START\_IN*.

### OUTPUT DATA INTERFACE

#### DATA\_OUT

The encoded Reed Solomon symbols are output on the *DATA\_OUT* port latency clock cycles after the equivalent Reed Solomon symbols were clocked in on the *DATA\_IN* port. All valid data output from this port is marked as such by the simultaneous assertion of the *DATA\_VALID\_OUT* signal. The first symbol of an output message is marked as such by the simultaneous assertion of the *FRAME\_START\_OUT* signal.

#### FRAME\_START\_OUT

*FRAME\_START\_OUT* is asserted high for one clock cycle duration at the same time as the first code word symbol of the encoder output appears on *DATA\_OUT*.

#### DATA\_VALID\_OUT


When valid information symbols are present on *DATA\_OUT*, the output *DATA\_VALID\_OUT* signal is asserted high. Once a complete codeword has been output from the encoder *DATA\_VALID\_OUT* is de-asserted until the next encoded message is output.

#### I\_PO

When the symbols being output from the encoder are message symbols, flag *I\_PO* will be asserted high and when the symbols being output are parity symbols, flag *I\_PO* will be asserted low. Therefore *I\_PO* will be high for the first 239 symbols of the output codeword and low for the remaining 16 output codeword symbols.

## TIMING DIAGRAMS

Figure 4 shows the functional timing of the CS3114 RS encoder:



**Figure 4: CS3114 RS Encoder Functional Timing Diagram**

## AVAILABILITY AND IMPLEMENTATION INFORMATION

### PROGRAMMABLE LOGIC CORES FOR ACTEL SILICON DEVICES

For ASIC prototyping or for projects requiring the fast time-to-market of a programmable logic solution, Amphion programmable logic core solutions offer the silicon-aware performance tuning found in all Amphion products, combined with the rapid design times offered by today's leading programmable logic solutions.

**Table 2: CS3114 Programmable Logic Core**

PRODUCT ID	SILICON VENDOR	DEVICE	PERFORMANCE (MSAMPLES/SEC)	DEVICE UTIL
CS3114	Actel	Contact Amphion or Actel	TBD	TBD

## ABOUT AMPHION

Amphion (formerly Integrated Silicon Systems) is the leading supplier of speech coding, video/image processing and channel coding application specific silicon cores for system-on-a-chip (SoC) solutions in the broadband, wireless, and multimedia markets

**Web:** [www.amphion.com](http://www.amphion.com)

**Email:** [info@amphion.com](mailto:info@amphion.com)

## CORPORATE HEADQUARTERS

Amphion Semiconductor Ltd  
50 Malone Road  
Belfast BT9 5BS  
Northern Ireland, UK

Tel: +44.28.9050.4000

Fax: +44.28.9050.4001

## EUROPEAN SALES

Amphion Semiconductor Ltd  
CBXII, West Wing  
382-390 Midsummer Boulevard  
Central Milton Keynes  
MK9 2RG England, UK

Tel: +44 1908 847109

Fax: +44 1908 847580

## WORLDWIDE SALES & MARKETING

Amphion Semiconductor, Inc  
2001 Gateway Place, Suite 130W  
San Jose, CA 95110

Tel: (408) 441 1248

Fax: (408) 441 1239

## CANADA & EAST COAST US SALES

Amphion Semiconductor, Inc  
Montreal  
Quebec  
Canada

Tel: (450) 455 5544

Fax: (450) 455 5543

---

## SALES AGENTS

### Voyageur Technical Sales Inc

6205 Airport Road  
Building A, Suite 300  
Toronto, Ontario  
Canada L4V1E1

Tel: (905) 672 0361

Fax: (905) 677 4986

### Phoenix Technologies Ltd

3 Gavish Street  
Kfar-Saba, 44424  
Israel

Tel: +972 9 7644 800

Fax: +972 9 7644 801

### SPINNAKER SYSTEMS INC

Shin-Yokohama Square Bldg. 11F, 2-3-12  
Shin-Yokohama, Kouhoku-Ku  
Yokohama 222-0033 Japan

Tel: +81 45 478 3803

Fax: +81 45 478 3809

### JASONTECH, INC

Hansang Building, Suite 300  
Bangyidong 181-3, Songpaku  
Seoul Korea 138-050

Tel: +82 2 420 6700

Fax: +82 2 420 8600

### SPS-DA PTE LTD

21 Science Park Rd  
#03-19 The Aquarius  
Singapore Science Park II  
Singapore 117628

Tel: +65 774 9070

Fax: +65 774 9071