

**DESCRIPTION**


The 8260 Arithmetic Logic Element is a monolithic gate array incorporating four full-adders structured in a look-ahead mode. The device may be used as four mutually independent exclusive NOR or AND gates by proper addressing of the inhibit lines.

As a four-bit adder the 8260 permits high speed parallel addition of four sets of data and features both simultaneous addition on a character to character and on a bit to bit basis within the package.

When true input variables are used, the true sum is formed at the f output. Inverted input variables produce the complement of the sum of the true variables.


The carry-outs available are: Internally Generated ( $C_G$ ); Propagated ( $C_P$ ); and Ripple ( $C_R$ ). This gives the 8260 complete flexibility when used in Ripple Carry or Anticipated Carry Adder Systems.

**BLOCK DIAGRAM**




**PIN CONFIGURATION**

8260-N,F,Q




**LOGIC DIAGRAM**



1901

TRUTH TABLE



SWITCHING CHARACTERISTICS  $T_A = 25^\circ C, V_{CC} = 54$

PARAMETER	LIMITS		UNIT
	TYP	MAX	
Propagation Delay $X_n, Y_n, C_{in}$ to $C_R$	14	20	ns
$X_n, Y_n$ to $C_p, C_G$	14	20	
$X_n, Y_n$ to $f_n$	24	33	
$C_{in}$ to $f_n$	14	22	

MODE OF OPERATION


INPUTS	Least Significant $C_{IN}$ Inputs to be*	CONTROLS		f	
		$C_{INH}$	$E_{INH}$		
$X_n, Y_n$	0	0	0	$\sum_n$	Add
	0	0	1	--	Not used
	0	1	0	$X_n Y_n$ $+ \bar{X}_n \bar{Y}_n$	Coincidence
	0	1	1	$X_n Y_n$	AND
$\bar{X}_n, \bar{Y}_n$	1	0	0	$\sum_n$	Add
	1	0	1	---	Not Used
	1	1	0	$\bar{X}_n \bar{Y}_n$ $+ X_n Y_n$	Coincidence
	1	1	1	$\bar{X}_n \bar{Y}_n$	AND

\*Least significant of a "Multiple Package" adder system


AC TEST TABLE

STEP NO.	DELAY FROM-TO	DRIVEN INPUTS	SWITCH POSITION											WAVEFORM TYPE
			OTHER INPUTS											
			$X_1$	$Y_1$	$X_2$	$Y_2$	$X_3$	$Y_3$	$X_4$	$Y_4$	$C_{IN}$	$E_{INH}$	$C_{INH}$	
1	$X_n$ to $C_R$ or $X_n$ to $C_p$	2	2	1	2	1	2	1	2	1	2	2	2	A,B C,D
			2	1	2	1	2	1	2	1	2	2	2	
2	$Y_n$ to $C_R$ or $Y_n$ to $C_p$	2	1	2	1	2	1	2	1	2	2	2	2	A,B C,D
			2	1	2	1	2	1	2	2	2	2		
3	$X_n, Y_n$ to $f_n$	2	1	1	1	1	1	1	1	1	1	1	1	A,B
4	$C_{IN}$ to $C_R$	2	2	2	2	2	2	2	2	2	2	2	2	A,B
5	$C_{IN}$ to $f_n$	2	1	2	1	2	1	2	1	2	2	2	2	C,D

AC TEST FIGURE



VOLTAGE WAVEFORM





TYPICAL APPLICATIONS

The 8260 contains the control logic necessary to allow operation as a general purpose arithmetic logic device. Below, the internal carries are inhibited to effect Exclusive-NOR or coincidence operation. The 8260 may also be operated as four independent AND gates to implement masking and similar requirements of micro-programming.


The Ripple Adder System is the simplest but also the slowest application of the 8260. The typical total addition time (input to sum output for 12-bit ripple adder is 42ns).

The Fast Adder System provides complete carry look-ahead addition for words to 24 bits in length and is the fastest application of the 8260 units. The typical total addition time for a 24 bit fast adder is 42ns.



10901

TYPICAL APPLICATIONS




FAST CARRY EXPANDER



DESCRIPTION

The 8261 Fast Carry Extender is a monolithic gate array designed specifically to be used in conjunction with the 8260 Arithmetic Logic element. A 8260/8261 combination facilitates the implementation of the look-ahead technique in adder systems, thus considerably improving propagation times. The circuit structure of this array is of the familiar TTL type.

LOGIC DIAGRAM



PIN CONFIGURATION




SWITCHING CHARACTERISTICS  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V}$

PARAMETER		LIMITS		UNIT
		TYP	MAX	
$t_{on}$	Turn-on delay			
	G to $C_E$	16	25	ns
$t_{off}$	Turn-off delay			
	G to $C_E$	16	23	ns
	P to $C_E$	9	15	


AC TEST TABLE

PIN DESIGNATION	INPUT							WAVEFORM
	A	B	G <sub>1</sub>	G <sub>2</sub>	G <sub>3</sub>	G <sub>4</sub>	P <sub>4</sub>	
1	PULSE	1	1	1	1	1	1	A,B
2	1	PULSE	1	1	1	1	1	
3	1	1	PULSE	1	1	1	1	
4	1	1	1	PULSE	1	1	1	
5	1	1	1	1	PULSE	1	1	
6	1	1	1	1	1	PULSE	1	C,D
7	2	2	2	2	2	2	PULSE	

AC TEST FIGURE



VOLTAGE WAVEFORMS



LOGIC

TYPICAL APPLICATION

