




MONITOR HORIZONTAL PROCESSOR


- POS/NEG SYNC INPUT
- SYNC POLARITY DETECTION
- 2 PLLs CONCEPT
- 2 COMPLEMENTARY OUTPUTS
- DC ADJUSTABLE FREQUENCY
- DC ADJUSTABLE DUTY CYCLE
- X-RAY PROT INPUT
- BACK PORCH CLAMPING PULSE GENER-ATOR
- H-DRIVE INHIBITION WHEN V_S < V_{S START}



DESCRIPTION


The TDA9108 is a horizontal deflection processor specially designed for monitor applications. The H-drive output duty cycle, the horizontal frequency and the horizontal position are DC adjustable; it accepts both POS/NEG polarity on sync input and delivers polarity information on a dedicated pin. All these features make the device a good choice for multifrequency application. In addition to this, X-ray protection, 2 complementary H-drive output, and a back porch clamping pulse generator are also included. It is a monolithic integrated circuit encapsulated in a 14 lead dual line plastic package.

PIN CONNECTIONS



9108-0

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage (Pin 1)	15	V
V ₂	Voltage at Pin 2	18	V
V ₄	Voltage at Pin 4	0, V _S	V
V ₈	Voltage at Pin 8	0, V _S	V
V ₉	Voltage at Pin 9	0 , V _S	V
V ₁₀	Voltage at Pin 10	0, V _S	V
l ₂	Pin 2 Peak Current	1	Α
l ₃	Pin 3 Peak Current	0.5	Α
l ₆	Pin 6 Input Current	30	mA
17	Pin 7 Input Current	10	mA
P _{tot}	Total Power Dissipation at T _{amb} ≤ 70°C	0.9	W
T _{stg} , T _j	Storage and Junction Temperature	- 40 , + 150	°C

THERMAL DATA

Symbo	Parameter	Value	Unit
R _{th (j-a)}	Thermal Resistance Junction-ambient Max.	90	°C/W

ELECTRICAL CHARACTERISTICS

(refer to the test circuit, V_S = 12V, T_A = 25°C, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage Range		10	12	13.2	٧
Is	Supply Current (Pin 1)	l ₃ = 0		38	55	mA
Vs	Supply voltage at which the output pulses (at Pin 2 and 3) are switched off				4	٧

2/8

ELECTRICAL CHARACTERISTICS (continued)

(refer to the test circuit, $V_S = 12V$, $T_A = 25^{\circ}C$, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
HORIZON	ITAL SYNC. INPUT					
V _{9SW}	Sync Input Threshold	Sync high Sync Low	2		V _S 0.8	V
l _{9SW}	Sync Input Current	Sync high Sync Low	-20	-7	1	μ Α μ Α
SYNC PO	LARITY SELECTION	·				
V _{10th}	Polarity Selection Threshold		2.3	2.5	2.7	V
	Positive sync on Pin 9 for V ₁₀ < V _{10th} Negative sync on Pin 9 for V ₁₀ > V _{10th}					
I ₁₀	Input Current	V ₁₀ = 2V V ₁₀ = 3V			1 12	μΑ
V _{10ZL}	Low Impedance (2kΩ) Threshold	(see note 1)		6.3		v
(-RAY PF	ROTECTION CIRCUIT					
V _{8th}	X-ray Prot Input Threshold Voltage (when V ₈ > V _{8th} Pin 2 and 3 are inhibited until V _S is switched off/on)		2.6	2.9	3.2	٧
l ₈	Input Current	$V_8 \le 2.5 \ V_8 \ge 3.3$	-0.5		0.5	μA μA
LYBACK	INPUT					
V ₆	Phase Comparator Input Threshold			1	10	V
l ₆	Input Switching Current		0.1		-	m/
OUTPUT	PULSE	·				
V ₂	Saturation Voltage (Pin 3 grounded)	I ₂ = 150mA		2.2	3.2	V
l ₂	Output Current (Pin 3 grounded)	$V_2 = 5V$			150	m/


V ₂	Saturation Voltage (Pin 3 grounded)	I ₂ = 150mA	-	2.2	3.2	V
l ₂	Output Current (Pin 3 grounded)	$V_2 = 5V$			150	mA
V ₃	Output Voltage (Pin 2 connected to supply)	 High level (I₃ = 150mA) Low level (I₃ = 100mA) 	8.8	9.8 1.5	10.8 2.7	V
lз	Output Current Capability	Source Sink			150 100	mA mA
R ₃	Output Resistance	At leading edge of output pulse At falling edge of output pulse		3 20		Ω

DUTY CYCLE ADJUSTMENT

tp	Horizontal Output Pulse Duty Cycle on Pin 3 (high level, line transistor off time)	f = 31.5kHz Pin 4 not connected	26	30	34	%
V ₄	Voltage on Pin 4 (see note 2)	Pin 4 not connected	0.178 V _S	0.19 Vs	0.202 V _S	٧
R ₄	Serial Equivalent Resistor on Pin 4	Pin 4 not connected	1.7	2.3	2.9	kΩ

Note 1 : The voltage on the polarity detection comparator is clamped by an internal Zener diode (V_Z). When voltage on Pin 10 reaches V_Z, then $I_{Pin 10} = \frac{V_{Pin 10} - V_Z}{2k\Omega}$.

Note 2: Pin 4 internal schematic



2kΩ 2.5V

9108-03 FPS

ELECTRICAL CHARACTERISTICS (continued)

(refer to the test circuit, V_S = 12V, T_A = 25°C, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Uni
UTY CYC	CLE ADJUSTMENT (continued)					
t _{pADJ}	Max. Horizontal Output Duty Cycle Range	f = 31.5kHz		50		%
	(function of V ₄) $t_p = K4 \cdot \frac{V_4}{V_S}$ (see note 3)					
K4	Duty Cycle Adjustment Coefficient		1.6	1.8	2	
EY PULS	E OUTPUT					
V _{7k}	Key Pulse Output Peak Voltage (emitter follower)	$I_7 = 5mA$	4	5		V
V _{7L}	Low Level (outside the key pulse)			0.2	0.5	٧
tsĸ	Phase Relation between Trailing Edge of Key Pulse and Middle of Sync. Input Pulse	f = 31.5kHz Sync width = 2μs	1.1	1.5	1.9	μs
tĸ	Key Pulse Duration		1.25	1.7	2.15	μs
SCILLAT	OR					
V ₁₂	Low Level Threshold Voltage			5.4		٧
V ₁₂	High Level Threshold Voltage			8.2		٧
l ₁₂	Charge Current	$R_{13} = 10k\Omega$		0.6		mA
112	Discharge Current	$R_{13} = 10k\Omega$		0.3		mA
V ₁₃	Reference Voltage on Pin 13		2.6	2.9	3.2	٧
fo	Free Running Frequency	$R_{13} = 10k\Omega$ $C_{12} = 2.2nF$	27	30	33	kH:
f _{Max.}	Maximum Oscillator Frequency	$R_{13} = 47k\Omega$ $C_{12} = 2.2nF$	66			kH:
Jitt.	Horizontal Jitter	f = 31.5kHz		5		ns
$\frac{\Delta f_{O}}{\Delta I_{13}}$	Frequency Control Sensitivity	$R_{13} = 10k\Omega$ $C_{12} = 2.2nF$		100		<u>Hz</u> μA
Δf_{O}	Frequency Change when V _S Drops to 7.5V				-6	%
HASE CO	OMPARATOR					
V ₅	Control Voltage Range		9	9.4 to 8.2	2	V
l ₅	Peak Control Current	During flyback pulse		± 0.85		mA
15	Input Current (blocked Phase Detector)	Outside flyback pulse			5	μА
t _D	Permissible Delay between Output Pulse Leading Edge and Flyback Pulse Leading Edge			t _p - t _f		μs
$\frac{\Delta t}{\Delta t_D}$	Static Control Error				0.2	%
	SE-OSCILLATOR PHASE COMPARATOR				L	L
V ₁₁	Control Voltage Range		4	4.6 to 1.4	4	٧
I ₁₁	Control Peak Current	During Sync Pulse		± 2.3		m/
Δf	Phase Lock Loop Gain	$R_{11-13} = 100k\Omega$		4		kHz
Δt				i		μs
f	Catching and Holding Range	See Typical Application		± 700		Hz
VERALL	PHASE RELATIONSHIP					
to	Phase Relation between Middle of Flyback Pulse and Middle of Sync. Pulse	$R_{13} = 10k\Omega$ $C_{12} = 2.2nF$		1.1		μs
ΔV_5	Adjustment Sensitivity			130		m۷
Δto		ļ				μs
Δl_5	Adjustment Sensitivity	1	1	50		μΑ

Note 3: t_d must be $\geq (H_{period} \left\lceil \frac{t_p}{100} - 0.25 \right\rceil - \frac{t_{lly}}{2})$ in order to have $\pm 5\%$ horizontal phase adjustment range.

Flyback Input Pulse

Sync Input Signal

Phase Comparator

 $t_p \times H_p / 100$

Figure 1: Relation Ship of Main Waveform Phases

 t_{d}


Driving Pulse

Back Porch

Output Pulse Pin 3

Clamping Pulse V_{7K}

TYPICAL APPLICATION



APPLICATION INFORMATION

Sync Extractor and Polarity Detection

This circuit is able to handle both positive or negative TTL input signal on Pin 9. The voltage on Pin 10 drives an internal inverter providing a constant sync polarity to the 1st phase comparator.

When using a RC network between Pin 9 and 10 (see Typical Application), the IC will adapt itself automatically to positive or negative sync. On an other hand, and in order to simplified the application, the Pin 10 can be connected to ground or supply (through a resistor), in this case the IC will work only with one sync polarity.

1st PLL

It is composed by a phase comparator, the oscillator and an external loop filter (see Figure 2)

- The phase comparator receives the H-sync signal (with positive polarity) and a signal coming from the internal current controlled oscillator. The loop is closed through an external resistor between Pin 11 and 13.
- The oscillator generates a sawtooth waveform on Pin 12 by charging and discharging the external capacitor. The capacitor is discharging by the current flowing Pin 13 and charged by two times this latter (see Figure 3).

The sawtooth is used internally to generate all the required timings.

It is possible to DC control the frequency by adding or substracting a DC current on Pin 13 (see Figure 2).

Figure 2





Figure 3




2nd Phase Locked Loop

To compensate the delay introduced by the horizontal final stage, the flyback pulse (Pin 6) and the oscillator waveform (Pin 12) are compared in the 2nd phase comparator. The result of the comparison is a control current which, after it has been filtered by the external capacitor on Pin 5, is sent to a phase shifter which adequately regulates the horizontal output pulses phase.

The maximum phase shift allowed is $t_d = t_p - t_f$ where t_f is the flyback duration (see Figure 4).

If $t_d > t_p$ - $t_{\rm f}$, then the horizontal output transistor will be tunned on during flyback distroying it.

Figure 4



9108-09.EPS

X-Ray Protection Input (Pin 8)

When the voltage on this pin becomes higher then 2.9V (typ.), the horizontal outputs are inhibited (Pins 2 and 3) and will remains in this condition until a reset is made on supply voltage (power-off/power-on).

H-Duty Cycle (see Figure 5)

The output duty cycle is variable between 0 and 50% by varying the voltage on Pin 4. In order to maintain \pm 5% horizontal phase adjustment possibilities the following equation must be

(1)
$$H_{period} \left[\frac{t_p}{100} - 0.25 \right] - \frac{t_{fly}}{2} \le t_d \implies \text{If not, } t_p \text{ will decrease because of H-drive trailing edge wrong position (phase shifter saturation)}$$

respected.

2)
$$t_d \le 0.36 \; H_p - \frac{t_{fly}}{2} - 2\mu s$$
 \Rightarrow If not, t_p will decrease because of H-drive leading edge wrong position (phase shifter saturation)

Figure 5

