


HD74HC323 ● 8-bit Universal Shift/Storage Register (with 3-state Outputs)

This eight-bit universal register features multiplexed I/O ports to achieve full eight bit data handling in a single 20-pin package. HD74HC323 applications are as stacked or push-down registers, buffer storage, and accumulator registers.

Two function-select inputs and two output control inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines S_0 and S_1 high. This places the three-state outputs in a high-impedance state, which permits data that is applied on the I/O ports to be clocked into the register. Reading out of this register can be accomplished while the outputs are enabled in any mode. The clear function is synchronous, and a low level at the clear input clears the register on the next low-to-high transition of the clock.


■ PIN ARRANGEMENT



■ FEATURES

- High Speed Operation: t_{pd} (Clock to Q)=20ns typ. ($C_L=50pF$)
- High Output Current: Fanout of 15 LSTTL Loads
- Wide Operating Voltage: $V_{CC}=2\sim 6V$
- Low Input Current: $1\mu A$ max.
- Low Quiescent Supply Current: I_{CC} (static)= $4\mu A$ max. ($T_A=25^\circ C$)

■ LOGIC DIAGRAM



FUNCTION TABLE

Mode	Inputs								Inputs/Outputs								Outputs	
	Clear	Function Select		Output Control		Clock	Serial		A/Q _A	B/Q _B	C/Q _C	D/Q _D	E/Q _E	F/Q _F	G/Q _G	H/Q _H	Q _A '	Q _H '
		S ₁	S ₀	\overline{G}_1+	\overline{G}_2+		S _L	S _R										
Clear	L L	× L	L ×	L L	L L		× ×	× ×	L L	L L	L L	L L	L L	L L	L L	L L	L L	
Hold	H H	L ×	L ×	L L	L L	× L	× ×	× ×	Q _{AO} Q _{AO}	Q _{BO} Q _{BO}	Q _{CO} Q _{CO}	Q _{DO} Q _{DO}	Q _{EO} Q _{EO}	Q _{FO} Q _{FO}	Q _{GO} Q _{GO}	Q _{HO} Q _{HO}	Q _{AO} Q _{AO}	Q _{HO} Q _{HO}
Shift Right	H H	L L	H H	L L	L L		× ×	H L	H L	Q _{AN} Q _{AN}	Q _{BN} Q _{BN}	Q _{CN} Q _{CN}	Q _{DN} Q _{DN}	Q _{EN} Q _{EN}	Q _{FN} Q _{FN}	Q _{GN} Q _{GN}	H L	Q _{GN} Q _{GN}
Shift Left	H H	H H	L L	L L	L L		H L	× ×	Q _{BN} Q _{BN}	Q _{CN} Q _{CN}	Q _{DN} Q _{DN}	Q _{EN} Q _{EN}	Q _{FN} Q _{FN}	Q _{GN} Q _{GN}	Q _{HN} L	H L	Q _{BN} Q _{BN}	H L
Load	H H	H H	H H	× ×	× ×		× ×	× ×	a	b	c	d	e	f	g	h	a	h

a . . . h = the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply Voltage Range	V _{CC}	-0.5~+7.0	V
Input Voltage	V _{IH}	-0.5~V _{CC} +0.5	V
Output Voltage	V _{OUT}	-0.5~V _{CC} +0.5	V
Output Current	I _{OUT}	±35	mA
DC Current Drain per V _{CC} , GND	I _{CC} , I _{GND}	±75	mA
DC Input Diode Current	I _{IK}	±20	mA
DC Output Diode Current	I _{OK}	±20	mA
Power Dissipation per Package	P _r	500	mW
Storage Temperature	T _{stg}	-65~+150	°C

DC CHARACTERISTICS

Item	Symbol	V _{CC} (V)	Test Conditions	T _a = 25°C			T _a = -40~+85°C		Unit		
				min	typ	max	min	max			
Input Voltage	V _{IH}	2.0	V _{in} = V _{IH} or V _{IL}	I _{OH} = -20μA	1.5	—	—	1.5	—	V	
		4.5			3.15	—	—	3.15	—		
		6.0			4.2	—	—	4.2	—		
	V _{IL}	2.0			—	—	0.5	—	0.5	V	
		4.5			—	—	1.35	—	1.35		
		6.0			—	—	1.8	—	1.8		
Output Voltage	V _{OH}	2.0	V _{in} = V _{IH} or V _{IL}	I _{OL} = 20μA	1.9	2.0	—	1.9	—	V	
		4.5			4.4	4.5	—	4.4	—		
		6.0			5.9	6.0	—	5.9	—		
		Q _A ~Q _H			4.5	4.18	—	—	4.13		—
					6.0	5.68	—	—	5.63		—
		Q _A ' , Q _H '			4.5	4.18	—	—	4.13		—
	6.0		5.68	—	—	5.63	—				
	V _{OL}	2.0	V _{in} = V _{IH} or V _{IL}	I _{OL} = 20μA	—	0.0	0.1	—	0.1	V	
		4.5			—	0.0	0.1	—	0.1		
		6.0			—	0.0	0.1	—	0.1		
		Q _A ~Q _H			4.5	—	—	0.26	—		0.33
					6.0	—	—	0.26	—		0.33
Q _A ' , Q _H '		4.5			—	—	0.26	—	0.33		
	6.0	—	—	0.26	—	0.33					
Off-state output current	I _{OZ}	6.0	V _{in} = V _{IH} or V _{IL} , V _{out} = V _{CC} or GND	—	—	±0.5	—	±5.0	μA		
Input Current	I _{in}	6.0	V _{in} = V _{CC} or GND	—	—	±0.1	—	±1.0	μA		
Quiescent Supply Current	I _{CC}	6.0	V _{in} = V _{CC} or GND, I _{out} = 0μA	—	—	4.0	—	40	μA		

■ AC CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

Item	Symbol	$V_{CC}(\text{V})$	Test Conditions	$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		Unit
				min.	typ.	max.	min.	max.	
Maximum Clock Frequency	f_{max}	2.0		—	—	5	—	4	MHz
		4.5		—	—	27	—	21	
		6.0		—	—	31	—	24	
Propagation Delay Time	t_{PLH}	2.0	Clock to Q_A' or Q_H'	—	—	150	—	190	ns
		4.5		—	18	30	—	38	
		6.0		—	—	26	—	33	
	t_{PHL}	2.0	Clock to Q	—	—	175	—	220	ns
		4.5		—	20	35	—	44	
		6.0		—	—	30	—	37	
Output Enable Time	t_{ZH} t_{ZL}	2.0		—	—	150	—	190	ns
		4.5		—	14	30	—	38	
		6.0		—	—	26	—	33	
Output Disable Time	t_{HZ} t_{LZ}	2.0		—	—	150	—	190	ns
		4.5		—	15	30	—	38	
		6.0		—	—	26	—	33	
Output Rise/Fall Time	t_{TLH}	2.0	Q_A', Q_H'	—	—	75	—	95	ns
		4.5		—	5	15	—	19	
		6.0		—	—	13	—	16	
	t_{THL}	2.0	Q	—	—	60	—	75	ns
		4.5		—	4	12	—	15	
		6.0		—	—	10	—	13	
Input Capacitance	C_{in}	—		—	5	10	—	10	pF