

HIGH PERFORMANCE	25	27	30
Max. $\overline{\text{RAS}}$ Access Time, (t_{RAC})	25 ns	27 ns	30 ns
Max. Column Address Access Time, (t_{CAA})	13 ns	15 ns	16 ns
Min. Extended Data Out Mode Cycle Time, (t_{PC})	10 ns	11 ns	12 ns
Min. Read/Write Cycle Time, (t_{RC})	45 ns	50 ns	60 ns

Features

- 256K x 16 -bit x 2 organization (one 256K x 16 block for each $\overline{\text{RAS}}$)
- EDO Page Mode for a sustained data rate of 100 MHz (-25ns)
- $\overline{\text{RAS}}$ access time: 25, 27, 30 ns
- Dual $\overline{\text{CAS}}$ Inputs, Dual $\overline{\text{RAS}}$ inputs
- Low power dissipation
- Read-Modify-Write, $\overline{\text{RAS}}$ -Only Refresh, $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh
- Optional Self Refresh (V53C819SHK)
- Refresh Interval: 512 cycles/8 ms
- Available in 40-pin 400 mil SOJ
- Single +5V \pm 10% Power Supply
- TTL Interface

Description


The V53C819HK is a high speed 524,288 x 16 bit high performance CMOS dynamic random access memory. The V53C819HK offers a combination of unique features. This dual $\overline{\text{RAS}}$ product offers two internal 256K x 16 banks, one corresponding to each $\overline{\text{RAS}}$. This product also features EDO Page Mode operation for higher sustained bandwidth with Page Mode cycle times as short as 10ns. All inputs are TTL compatible. Input and output capacitance is significantly lowered to increase performance and minimize loading. These features make the V53C819HK ideally suited for a wide variety of high performance computer systems and peripheral applications.

Device Usage Chart


Operating Temperature Range	Package Outline	Access Time (ns)			Power	Temperature Mark
	K	25	27	30	Std.	
0°C to 70°C	•	•	•	•	•	Blank

Part Name	Self Refresh	Supply Voltage	Package	Speed
V53C819HK	No Self Refresh	5V	SOJ	25/27/30
V53C819SHK	Optional Standard Self Refresh (8ms)	5V	SOJ	25/27/30

**40-Pin SOJ
PIN CONFIGURATION
Top View**



819HK-02



819HK-01

Pin Names

A ₀ -A ₈	Address Inputs
RAS ₀ , RAS ₁	Row Address Strobes
UCAS	Column Address Strobe/Upper Byte Control
LCAS	Column Address Strobe/Lower Byte Control
WE	Write Enable
OE	Output Enable
I/O ₁ -I/O ₁₆	Data Input, Output
V _{CC}	+5V Supply
V _{SS}	0V Supply
NC	No Connect

Absolute Maximum Ratings*

Ambient Temperature
 Under Bias -10°C to +80°C
 Storage Temperature (plastic) -55°C to +125°C
 Voltage Relative to V_{SS} -1.0 V to +7.0 V
 Data Output Current 50 mA
 Power Dissipation 1.5 W

*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.


Capacitance*

T_A = 25°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V

Symbol	Parameter	Typ.	Max.	Unit
C _{IN1}	Address Input	3	4	pF
C _{IN2}	RAS, CAS, WE, OE	4	5	pF
C _{OUT}	Data Input/Output	5	7	pF

* Note: Capacitance is sampled and not 100% tested

Block Diagram



DC and Operating Characteristics (1-2)

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, unless otherwise specified.

Symbol	Parameter	Access Time	V53C819HK			Unit	Test Conditions	Notes
			Min.	Typ.	Max.			
I_{LI}	Input Leakage Current (any input pin)		-10		10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$	
I_{LO}	Output Leakage Current (for High-Z State)		-10		10	μA	$V_{SS} \leq V_{OUT} \leq V_{CC}$ RAS, CAS at V_{IH}	
I_{CC1}	V_{CC} Supply Current, Operating	25			260	mA	$t_{RC} = t_{RC}(\text{min.})$	1, 2
		27			250			
		30			240			
I_{CC2}	V_{CC} Supply Current, TTL Standby				4	mA	RAS, CAS at V_{IH} other inputs $\geq V_{SS}$	
I_{CC3}	V_{CC} Supply Current, RAS-Only Refresh	25			260	mA	$t_{RC} = t_{RC}(\text{min.})$	2
		27			250			
		30			240			
I_{CC4}	V_{CC} Supply Current, EDO Page Mode Operation	25			250	mA	Minimum Cycle	1, 2
		27			240			
		30			230			
I_{CC5}	V_{CC} Supply Current, Standby, Output Enabled other inputs $\geq V_{SS}$				2	mA	RAS = V_{IH} , CAS = V_{IL}	1
I_{CC6}	V_{CC} Supply Current, CMOS Standby				2	mA	RAS $\geq V_{CC} - 0.2\text{ V}$, CAS $\geq V_{CC} - 0.2\text{ V}$, All other inputs $\geq V_{SS}$	
I_{CC7}	Self Refresh Current (Optional)				400	μA	CBR Cycle with $t_{RAS} \geq t_{RASS}$ (Min.) and CAS = V_{IL} ; WE = $V_{CC} - 0.2\text{ V}$; $A_0 - A_8$ and DIN = $V_{CC} - 0.2\text{ V}$	
V_{CC}	Supply Voltage		4.5	5.0	5.5	V		
V_{IL}	Input Low Voltage		-1		0.8	V		3
V_{IH}	Input High Voltage		2.4		$V_{CC} + 1$	V		3
V_{OL}	Output Low Voltage				0.4	V	$I_{OL} = 2\text{ mA}$	
V_{OH}	Output High Voltage		2.4			V	$I_{OH} = -2\text{ mA}$	

AC Characteristics

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{V}$ unless otherwise noted
 AC Test conditions, input pulse levels 0 to 3V

#	Symbol	Parameter	25		27		30		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
1	t_{RAS}	\overline{RAS} Pulse Width	25	75K	27	75K	30	75K	ns	
2	t_{RC}	Read or Write Cycle Time	45		50		60		ns	
3	t_{RP}	\overline{RAS} Precharge Time	15		17		20		ns	
4	t_{CSH}	\overline{CAS} Hold Time	25		27		30		ns	
5	t_{CAS}	\overline{CAS} Pulse Width	4		5		5		ns	
6	t_{RCD}	\overline{RAS} to \overline{CAS} Delay	10	17	11	19	12	20	ns	
7	t_{RCS}	Read Command Setup Time	0		0		0		ns	4
8	t_{ASR}	Row Address Setup Time	0		0		0		ns	
9	t_{RAH}	Row Address Hold Time	4		5		5		ns	
10	t_{ASC}	Column Address Setup Time	0		0		0		ns	
11	t_{CAH}	Column Address Hold Time	4		5		5		ns	
12	$t_{RSH (R)}$	\overline{RAS} Hold Time (Read Cycle)	7		8		9		ns	
13	t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5		5		5		ns	
14	t_{RCH}	Read Command Hold Time Referenced to \overline{CAS}	0		0		0		ns	5
15	t_{RRH}	Read Command Hold Time Referenced to \overline{RAS}	0		0		0		ns	5
16	t_{ROH}	\overline{RAS} Hold Time Referenced to \overline{OE}	4		5		6		ns	
17	t_{OAC}	Access Time from \overline{OE}		8		9		10	ns	12
18	t_{CAC}	Access Time from \overline{CAS}		8		9		10	ns	6, 7, 14
19	t_{RAC}	Access Time from \overline{RAS}		25		27		30	ns	6, 8, 9
20	t_{CAA}	Access Time from Column Address		13		15		16	ns	6, 7, 10
21	t_{LZ}	\overline{OE} or \overline{CAS} to Low-Z Output	0		0		0		ns	16
22	t_{HZ}	\overline{OE} or \overline{CAS} to High-Z Output	0	5	0	5	0	5	ns	16
23	t_{AR}	Column Address Hold Time from \overline{RAS}	19		21		23		ns	
24	t_{RAD}	\overline{RAS} to Column Address Delay Time	8	13	8	14	9	14	ns	11
25	$t_{RSH (W)}$	\overline{RAS} or \overline{CAS} Hold Time in Write Cycle	7		8		9		ns	
26	t_{CWL}	Write Command to \overline{CAS} Lead Time	5		5		7		ns	
27	t_{WCS}	Write Command Setup Time	0		0		0		ns	12, 13
28	t_{WCH}	Write Command Hold Time	4		5		5		ns	
29	t_{WP}	Write Pulse Width	4		5		5		ns	
30	t_{WCR}	Write Command Hold Time from \overline{RAS}	19		21		23		ns	
31	t_{RWL}	Write Command to \overline{RAS} Lead Time	7		8		9		ns	
32	t_{DS}	Data in Setup Time	0		0		0		ns	14
33	t_{DH}	Data in Hold Time	4		5		5		ns	14

AC Characteristics (Cont'd)

#	Symbol	Parameter	25		27		30		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
34	t _{WOH}	Write to \overline{OE} Hold Time	5		5		5		ns	14
35	t _{OED}	\overline{OE} to Data Delay Time	5		5		5		ns	14
36	t _{RWC}	Read-Modify-Write Cycle Time	67		73		79		ns	
37	t _{RRW}	Read-Modify-Write Cycle \overline{RAS} Pulse Width	46		50		53		ns	
38	t _{CWD}	\overline{CAS} to \overline{WE} Delay	19		20		21		ns	12
39	t _{RWD}	\overline{RAS} to \overline{WE} Delay in Read-Modify-Write Cycle	36		39		41		ns	12
40	t _{CRW}	\overline{CAS} Pulse Width (RMW)	27		28		31		ns	
41	t _{AWD}	Col. Address to \overline{WE} Delay	24		26		27		ns	12
42	t _{PC}	EDO Fast Page Mode Read or Write Cycle Time	10		11		12		ns	
43	t _{CP}	\overline{CAS} Precharge Time	3		3		3		ns	
44	t _{CAR}	Column Address to \overline{RAS} Setup Time	13		15		16		ns	
45	t _{CAP}	Access Time from Column Precharge		15		17		18	ns	7
46	t _{DHR}	Data in Hold Time Referenced to \overline{RAS}	19		21		23		ns	
47	t _{CSR}	\overline{CAS} Setup Time \overline{CAS} -before- \overline{RAS} Refresh	5		5		7		ns	
48	t _{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0		0		0		ns	
49	t _{CHR}	\overline{CAS} Hold Time \overline{CAS} -before- \overline{RAS} Refresh	6		7		7		ns	
50	t _{PCM}	EDO Page Mode Read-Modify-Write Cycle Time	35		37		40		ns	
51	t _{COH}	Output Hold After CAS Low	4		5		5		ns	
52	t _{OES}	\overline{OE} Low to \overline{CAS} High Setup Time	3		3		3		ns	
53	t _{OEH}	\overline{OE} Hold Time from \overline{WE} during Read-Modify Write Cycle	5		5		5		ns	
54	t _{OEP}	\overline{OE} High Pulse Width	4		4		5		ns	
55	t _T	Transition Time (Rise and Fall)	1.5	50	1.5	50	1.5	50	ns	15
56	t _{REF}	Refresh Interval (512 Cycles)		8		8		8	ms	17
Optional Self Refresh										
57	t _{RASS}	\overline{RAS} Pulse Width During Self Refresh	100		100		100		μ s	18
58	t _{RPS}	\overline{RAS} Precharge Time During Self Refresh	100		100		100		ns	18
59	t _{CHS}	\overline{CAS} Hold Time Width During Self Refresh	100		100		100		ns	18
60	t _{CHD}	\overline{CAS} Low Time During Self Refresh	100		100		100		μ s	18

Notes:

1. I_{CC} is dependent on output loading when the device output is selected. Specified I_{CC} (max.) is measured with the output open.
2. I_{CC} is dependent upon the number of address transitions. Specified I_{CC} (max.) is measured with a maximum of two transitions per address cycle in EDO Page Mode.
3. Specified V_{IL} (min.) is steady state operating. During transitions, V_{IL} (min.) may undershoot to -1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V_{IL} (min.) $\geq V_{SS}$ and V_{IH} (max.) $\leq V_{CC}$.
4. t_{RCD} (max.) is specified for reference only. Operation within t_{RCD} (max.) limits insures that t_{RAC} (max.) and t_{CAA} (max.) can be met. If t_{RCD} is greater than the specified t_{RCD} (max.), the access time is controlled by t_{CAA} and t_{CAC} .
5. Either t_{RRH} or t_{RCH} must be satisfied for a Read Cycle to occur.
6. Measured with a load equivalent to one TTL input and 50 pF.
7. Access time is determined by the longest of t_{CAA} , t_{CAC} and t_{CAP} .
8. Assumes that $t_{RAD} \leq t_{RAD}$ (max.). If t_{RAD} is greater than t_{RAD} (max.), t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD} (max.).
9. Assumes that $t_{RCD} \leq t_{RCD}$ (max.). If t_{RCD} is greater than t_{RCD} (max.), t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD} (max.).
10. Assumes that $t_{RAD} \geq t_{RAD}$ (max.).
11. Operation within the t_{RAD} (max.) limit ensures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, the access time is controlled by t_{CAA} and t_{CAC} .
12. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters.
13. t_{WCS} (min.) must be satisfied in an Early Write Cycle.
14. t_{DS} and t_{DH} are referenced to the latter occurrence of \overline{CAS} or \overline{WE} .
15. t_T is measured between V_{IH} (min.) and V_{IL} (max.). AC-measurements assume $t_T = 3$ ns.
16. Assumes a three-state test load (5 pF and a 500 Ohm Thevenin equivalent).
17. An initial 200 μ s pause and 8 \overline{RAS} -containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.
18. One CBR refresh or complete set of row refresh cycles must be completed upon exiting Self Refresh Mode.


Truth Table

Function	RAS*	LCAS	UCAS	WE	OE	ADDRESS	I/O	Notes
Standby	H	H	H	X	X	X	High-Z	
Read: Word	L	L	L	H	L	ROW/COL	Data Out	
Read: Lower Byte	L	L	H	H	L	ROW/COL	Lower Byte, Data-Out Upper Byte, High-Z	
Read: Upper Byte	L	H	L	H	L	ROW/COL	Lower Byte, High-Z Upper Byte, Data-Out	
Write: Word (Early-Write)	L	L	L	L	X	ROW/COL	Data-In	
Write: Lower Byte (Early)	L	L	H	L	X	ROW/COL	Lower Byte, Data-In Upper Byte, High-Z	
Read: Upper Byte (Early)	L	H	L	L	X	ROW/COL	Lower Byte, High-Z Upper Byte, Data-In	
Read-Write	L	L	L	H→L	L→H	ROW/COL	Data-Out, Data-In	1, 2
EDO Page-Mode Read	L	H→L	H→L	H	L	COL	Data-Out	2
EDO Page-Mode Write	L	H→L	H→L	L	X	COL	Data-In	2
EDO Page-Mode Read-Write	L	H→L	H→L	H→L	L→H	COL	Data-Out, Data-In	1, 2
Hidden Refresh Read	L→H→L	L	L	H	L	ROW/COL	Data-Out	2
RAS-Only Refresh	L	H	H	X	X	ROW	High-Z	
CBR Refresh	H→L	L	L	X	X	X	High-Z	3
Self Refresh	H→L	L	H	X	X	X	High-Z	


Notes:

1. Byte Write cycles $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ active.
2. Byte Read cycles $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ active.
3. Only one of the two $\overline{\text{CAS}}$ must be active ($\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$).

Waveforms of Read Cycle




Waveforms of Early Write Cycle




Don't Care Undefined

Waveforms of EDO Page Mode Read Cycle



819HK-08


Waveforms of EDO Page Mode Write Cycle




819HK-09

Don't Care Undefined

Waveforms of EDO Page Mode Read-Write Cycle




Waveforms of RAS-Only Refresh Cycle



NOTE: \overline{WE} , \overline{OE} = Don't care


Don't Care Undefined

Waveforms of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Counter Test Cycle



819HK-12

Waveforms of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle




819HK-13

NOTE: $\overline{\text{WE}}$, $\overline{\text{OE}}$, A₀-A₈ = Don't care


Don't Care Undefined

Waveforms of Hidden Refresh Cycle (Read)



819HK-14

Waveforms of Hidden Refresh Cycle (Write)



819HK-15

Don't Care Undefined

Functional Description

The V53C819HK is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C819HK reads and writes data by multiplexing an 18-bit address into a 9-bit row and a 9-bit column address. There are two internal 256K x 16 memory arrays in this product for a total of 512K x 16. If $\overline{RAS0}$ is low, the 18-bit address accesses the bank0 256K x 16 memory array. If $\overline{RAS1}$ is low, the 18-bit address accesses the bank1 256K x 16 memory array. Only one of the two internal 256K x 16 banks is accessed during a single \overline{RAS} cycle, where \overline{RAS} is the logical "AND" of $\overline{RAS0}$ and $\overline{RAS1}$ inputs. The column address "flows through" an internal address buffer and is latched by the Column Address Strobe (\overline{CAS}). Because access time is primarily dependent on a valid column address rather than the precise time that the \overline{CAS} edge occurs, the delay time from \overline{RAS} to \overline{CAS} has little effect on the access time.

Memory Cycle

A memory cycle is initiated by bringing \overline{RAS} low. Any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time t_{RP}/t_{CP} has elapsed.

Read Cycle

A Read cycle is performed by holding the Write Enable (\overline{WE}) signal High during a $\overline{RAS}/\overline{CAS}$ operation. The column address must be held for a minimum specified by t_{AR} . Data Out becomes valid only when t_{OAC} , t_{RAC} , t_{CAA} and t_{CAC} are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by t_{CAA} when t_{RAC} , t_{CAC} and t_{OAC} are all satisfied.

Write Cycle

A Write Cycle is performed by taking \overline{WE} and \overline{CAS} low during a \overline{RAS} operation. The column address is latched by \overline{CAS} . The Write Cycle can be \overline{WE} controlled or \overline{CAS} controlled depending on whether \overline{WE} or \overline{CAS} falls later. Consequently, the input data must be valid at or before the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. In the \overline{CAS} -controlled Write Cycle, when the leading edge of \overline{WE} occurs prior to the \overline{CAS} low transition, the I/O data pins will be in the High-Z state at the beginning of the Write function. Ending the Write with \overline{RAS} or

\overline{CAS} will maintain the output in the High-Z state.

In the \overline{WE} controlled Write Cycle, \overline{OE} must be in the high state and t_{OED} must be satisfied.

Extended Data Output Page Mode

EDO Page operation permits all 512 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining \overline{RAS} low while performing successive \overline{CAS} cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while \overline{CAS} is high. Thus, access begins from the occurrence of a valid column address rather than from the falling edge of \overline{CAS} , eliminating t_{ASC} and t_T from the critical timing path. \overline{CAS} latches the address into the column address buffer. During EDO operation, Read, Write, Read-Modify-Write or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Hyper Page Mode, access is t_{CAA} or t_{CAP} controlled. If the column address is valid prior to the rising edge of \overline{CAS} , the access time is referenced to the \overline{CAS} rising edge and is specified by t_{CAP} . If the column address is valid after the rising \overline{CAS} edge, access is timed from the occurrence of a valid address and is specified by t_{CAA} . In both cases, the falling edge of \overline{CAS} latches the address and enables the output.

EDO provides a sustained data rate of 83 MHz for applications that require high bandwidth such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the maximum data rate:

$$\text{Data Rate} = \frac{512}{t_{RC} + 511 \times t_{PC}}$$

Self Refresh

Self Refresh mode provides internal refresh control signals to the DRAM during extended periods of inactivity. Device operation in this mode provides additional power savings and design ease by elimination of external refresh control signals. Self Refresh mode is initiated with a \overline{CAS} before \overline{RAS} (CBR) Refresh cycle, holding both \overline{RAS} low (t_{RASS}) and \overline{CAS} low (t_{CHD}) for a specified period. Both of these parameters are specified with minimum values to guarantee entry into Self Refresh operation. Once the device has been placed in to Self Refresh mode the \overline{CAS} clock is no longer required to maintain Self Refresh operation.

The Self Refresh mode is terminated by returning the $\overline{\text{RAS}}$ clock to a high level for a specified (t_{RPS}) minimum time. After termination of the Self Refresh cycle normal accesses to the device may be initiated immediately, providing that subsequent refresh cycles utilize the $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (CBR) mode of operation.

Data Output Operation

The V53C819HK Input/Output is controlled by $\overline{\text{OE}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and $\overline{\text{RAS}}$. A $\overline{\text{RAS}}$ low transition enables the transfer of data to and from the selected row address in the Memory Array. A $\overline{\text{RAS}}$ high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a $\overline{\text{RAS}}$ low transition, a $\overline{\text{CAS}}$ low transition or $\overline{\text{CAS}}$ low level enables the internal I/O path. A $\overline{\text{CAS}}$ high transition or a $\overline{\text{CAS}}$ high level disables the I/O path and the output driver if it is enabled. A $\overline{\text{CAS}}$ low transition while $\overline{\text{RAS}}$ is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise enabled, can be disabled by holding $\overline{\text{OE}}$ high. The $\overline{\text{OE}}$ signal has no effect on any data stored in the output latches. A $\overline{\text{WE}}$ low level can also disable the output drivers when $\overline{\text{CAS}}$ is low. During a Write cycle, if $\overline{\text{WE}}$ goes low at a time in relationship to $\overline{\text{CAS}}$ that would normally cause the outputs to be active, it is necessary to use $\overline{\text{OE}}$ to disable the output drivers prior to the $\overline{\text{WE}}$ low transition to allow Data In Setup Time (t_{DS}) to be satisfied.

Power-On

After application of the V_{CC} supply, an initial pause of 200 μs is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).

During Power-On, the V_{CC} current requirement of the V53C819HK is dependent on the input levels of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. If $\overline{\text{RAS}}$ is low during Power-On, the device will go into an active cycle and I_{CC} will exhibit current transients. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with V_{CC} or be held at a valid V_{IH} during Power-On to avoid current surges.

Table 1. V53C819HK Data Output Operation for Various Cycle Types

Cycle Type	I/O State
Read Cycles	Data from Addressed Memory Cell
$\overline{\text{CAS}}$ -Controlled Write Cycle (Early Write)	High-Z
$\overline{\text{WE}}$ -Controlled Write Cycle (Late Write)	$\overline{\text{OE}}$ Controlled. High $\overline{\text{OE}}$ = High-Z I/Os
Read-Modify-Write Cycles	Data from Addressed Memory Cell
EDO Read Cycle	Data from Addressed Memory Cell
EDO Write Cycle (Early Write)	High-Z
EDO Read-Modify-Write Cycle	Data from Addressed Memory Cell
$\overline{\text{RAS}}$ -only Refresh	High-Z
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle	Data remains as in previous cycle
$\overline{\text{CAS}}$ -only Cycles	High-Z

Package Outlines

40-Pin Plastic SOJ

