# **OKI** Semiconductor

# MSM6652/53/54/55/56-xxx, MSM6652A/53A/ 54A/55A/56A/58A-xxx, MSM66P54-xx, MSM66P56-xx (Under development), MSM6650

Internal Mask ROM Voice Synthesis IC, Internal One-Time-Programmable (OTP) ROM Voice Synthesis IC, External ROM Drive Voice Synthesis IC

#### **GENERAL DESCRIPTION**

The MSM6650 family is the successor to OKI's MSM6375 family. To ensure high-quality voice synthesis, the MSM6650 family members offer adaptive differential pulse-code modulation (ADPCM) playback, pulse-code modulation (PCM) playback, 12-bit D/A conversion, and on-chip -40 dB/octave low-pass filter (LPF).

The conventional "beep" tones and 2-channel playback are now easier to use. OKI has added additional functions such as melody play, fade-out, and random playback. OKI has improved external control by adding an Edit ROM. The Edit ROM can be used to form sentences by linking phrases.

The MSM6650 family members can support a variety of applications as it can function in either Standalone Mode or Microcontroller Interface Mode. In Microcontroller Interface Mode, serial input control is available. Serial input control minimizes the number of microcontroller port pins required for voice synthesis control. The MSM6650 family includes an internal mask ROM version, internal one-time-programmable (OTP) ROM version, and external ROM version. The features of the MSM6650 family devices are as follows.

- MSM6652/53/54/55/56-xxx
  - These devices are single-chip voice synthesizers with an on-chip mask ROM using the CMOS technology.
  - Standalone Mode or Microcontroller Interface Mode can be selected by mask option.
- MSM6652A/53A/54A/55A/56A/58A-xxx
  - The trial production period for these devices is shorter than those described above. These devices are suitable for developing prototype models and concept demonstration of new products.
- MSM66P54-xx, MSM66P56-xx
  - The device is a single-chip CMOS voice synthesizer with one-time-programmable (OTP) ROM. Standalone and Microcontroller Interface Modes are selected by using a code (01-04). The user can easily write voice data using the development tool AR761 or AR762, or P54 adapter. Unlike the mask ROM version, the OTP version is suited to applications which requires a small lot
- production of different type devices or short delivery time.
- MSM6650
- The MSM6650 device can directly connect external ROM or EPROM of up to 64 Mbits, which stores voice data.
- This device is ideally suited to an evaluation IC for the MSM6650 family because its circuit configuration is identical to those of the mask ROM-based and OTP version devices.

The table below shows the major differences between the MSM 6650 family and the MSM 6375 family.

	MSM6650 Family	MSM6375 Family		
Interface	Standalone mode/Microcontroller interface mode	SW input/CPU input interface		
Voice synthesis method	4-bit ADPCM or 8-bit PCM/Melody PCM	4-bit ADPCM		
"Beep" tone frequecy (length)	0.5, 1.0, 1.3, 2.0 kHz Options (16 ms to 2100 ms)	1.0 or 2.0 kHz, (User-specified length, fixed at either 64, 128, 250, or 500 ms)		
Sampling frequency (f <sub>SAM</sub> )	Eight frequencies (4.0, 5.3, 6.4, 8.0, 10.6, 12.8, 16.0, or 32.0 kHz)	Three frequencies at two oscillator frequencies (4.0, 6.4, 8.0 kHz with f <sub>OSC</sub> =64 kHz; 16.0, 25.6, 32.0 kHz with f <sub>OSC</sub> =256 kHz)		
Master clock frequency (fosc)	256 kHz (RC)/4.096 MHz (ceramic/crystal)	40 kHz to 256 kHz		
LPF attenuation factor	-40 dB/octave	-24 dB/octave		
LPF cut-off frequency (f <sub>CUT</sub> ), kHz	f <sub>CUT</sub> 1.8         2.6         2.6         3.2         4.2         5.1         6.4         12.8           t <sub>SAM</sub> 4.0         5.3         6.4         8.0         10.6         12.8         16.0         32.0	1 <sub>SAM</sub>   1.5   3.0		
Maximum phrase number	127	111		
Pull-up/pull-down resistors	Built in			
Standby conversion time	0.2 sec	3 sec		
Mask options	4 options	14 options		
Added function in edit ROM	Edit ROM Fade-out Random playback Melody playback PCM playback Serial input/port output	_		

## STANDALONE MODE

#### **FEATURES**

Device name	ROM size	Maximum playback time (sec)					
Device name	NOM SIZE	fsam=4.0 kHz	f <sub>SAM</sub> ≈6.4 kHz	f <sub>SAM</sub> =8.0 kHz	fsam=16 kHz		
MSM6652, 6652A	288 Kbits	16.9	10.5	8.4	4.2		
MSM6653, 6653A	544 Kbits	31.2	19.5	15.6	7.8		
MSM6654, 6654A	1 Mbit	63.8	39.9	31.9	15.9		
MSM6655, 6655A	1.5 Mbits	96.5	60.3	48.2	24.1		
MSM6656, 6656A	2 Mbits	129.1	80.7	64.5	32.2		
MSM6658A	4 Mbits	259.7	162.9	129.8	64.9		
MSM66P54	1 Mbit	63.8	39.9	31.9	15.9		
MSM66P56	2 Mbit	129.1	80.7	64.5	32.2		
MSM6650	64 Mbits (Max)	4194.3	2620.5	2096.4	1048.2		

Note: Actual voice ROM area is smaller by 22 Kbits.

- 4-bit ADPCM or 8-bit PCM sound generation
- Melody function
- Edit ROM function
- Two-channel mixing function
- Built-in random playback function
- Fade-out function via four-step sound volume attenuation
- Built-in beep tone of 0.5 kHz, 1.0 kHz, 1.3 kHz, or 2.0 kHz selectable with a specific code
- Sampling frequency of 4.0 kHz, 5.3 kHz, 6.4 kHz, 8.0 kHz, 10.6 kHz, 12.8 kHz, 16.0 kHz, or 32.0 kHz (32 kHz sampling is not possible when using RC oscillation)
- Up to 120 phrases
- Built-in 12-bit D/A converter
- Built-in –40 dB/octave low-pass filter
- · Standby function
- · Selectable RC or ceramic oscillation
- Package options:

18-pin plastic DIP (DIP18-P-300-2.54) (Product name: MSM6652-xxxRS/MSM6653-xxxRS/

MSM6654-xxxRS/MSM6655-xxxRS/ MSM6656-xxxRS/MSM6652A-xxxRS/ MSM6653A-xxxRS/MSM6654A-xxxRS/ MSM6655A-xxxRS/MSM6656A-xxxRS/

MSM6658A-xxxRS)

24-pin plastic SOP (SOP24-P-430-1.27-K) (Product name: MSM6652-xxxGS-K/MSM6653-xxxGS-K

MSM6654-xxxGS-K/MSM6655-xxxGS-K/ MSM6656-xxxGS-K/MSM6652A-xxxGS-K/ MSM6653A-xxxGS-K/MSM6654A-xxxGS-K/ MSM6655A-xxxGS-K/MSM6656A-xxxGS-K/ MSM6658A-xxxGS-K/MSM6654-03GS-K/

MSM66P54-04GS-K/MSM66P56-03GS-K/

MSM66P56-04GS-K)

20-pin plastic DIP (DIP20-P-300-2.54-W1) (Product name: MSM66P54-03RS/MSM66P54-04RS/

MSM66P56-03RS/MSM66P56-04RS)

64-pin plastic QFP (QFP64-P-1420-1.00-BK) (Product name: 64-pin plastic SDIP (SDIP64-P-750-1.78) (Product name:

MSM6650GS-BK) MSM6650SS)

## • Option Table

	Pin Name	Microcontroller Interface Mode		Standalone Mode		
	Pan Name	Serial Input	Parallel Input	With Standby	No Standby	
MSM6652/53/54/55/56	_	Mack Ontion				
VISM6652A/53A/54A/55A/56A/58A	_	Mask Option				
MSM66P54/P56	_	-01	-02	-03	-04	
	CPU	"H"	"H"	"L"	"L"	
MSM6650	SERIAL	"H"	ή.	"L"	"L"	
	STBY			"L"	"H"	

- \*1. The options for the mask ROM-based devices are mask options. The user should send OKI an option list before starting development.
  - A sample of option list is shown below.
- \*2. A code of OTP version device corresponds to one of the options. The user should specify either MSM66P54-03 or MSM66P54-04 or MSM66P56-03 or MSM66P56-04. (In this case, no option list is required.)

Oki Electric Industry Co., Ltd.

Date:

#### Option List

You are requested to develop MSM665X-XXX on the following conditions.

1. Options

There are four options for the MSM6650 family.

Choose and circle the desired option.

Option	Interface mode	Input	Standby conversion
Option A	Microcontroller	Serial	
Option B	Microcontroller	Parallel	_
Option C	Standalone	-	Yes
Option D	Standalone	_	No


#### 2. Package and quantity

Item			Package (circle the desired one)		Note		
Ceramic sample	18-pin DIP (ceramic)	24-pin SOP (ceramic)	chip	pcs	Up to 10 samples. Operating temp. : 10 to 30°C		
Mold sample	18-pin DIP (plastic)	24-pin SOP (plastic)	chip	pcs	Up to 50 samples		
Mass produc- tion	18-pin DIP (plastic)	24-pin SOP (plastic)	chip	pcs per lot monthly			


Signed by \_\_\_\_\_ Title :

### **BLOCK DIAGRAMS**


MSM6652/53/54/55/56-xxx MSM6652A/53A/54A/55A/56A/58A-xxx



### MSM66P54/P56-xx




### MSM6650




### PIN CONFIGURATION (TOP VIEW)

The MSM66P54-xx and MSM66P56-xx has two more pins than the MSM6652-6658A while their pin configurations are identical.

The additional two pins  $(V_{PP}, \overline{PGM})$  of the MSM66P54-xx/P56-xx may be open at playback after completion of writing.





MSM6652-xxxRS, MSM6653-xxxRS, MSM6654-xxxRS, MSM6655-xxxRS, MSM6656-xxxRS, MSM6652A-xxxRS, MSM6653A-xxxRS, MSM6654A-xxxRS, MSM6655A-xxxRS, MSM6656A-xxxRS. MSM6658A-xxxRS

NC

RESET

19 NC

18 NC

17 16 TEST

15 A2

14 A1

13 A0

20-Pin Plastic DIP MSM66P54-03/-04RS MSM66P56-03/-04RS

#### 24 GND $V_{DD}$ 0SC1 2 23 AOUT 22 XT/CR OSC2 3 21 4 NC 20 BUSY 5 OSC3

6 NC

7

NC

RND 8


SW0

SW1 10

SW2 11

SW3 12

MSM6652-6658A (Mask ROM)




24-Pin Plastic SOP

24-Pin Plastic SOP MSM66P54-03/-04GS-K MSM66P56-03/-04GS-K

MSM6652-xxxGS-K, MSM6653-xxxGS-K, MSM6654-xxxGS-K, MSM6655-xxxGS-K, MSM6656-xxxGS-K, MSM6652A-xxxGS-K, MSM6653A-xxxGS-K, MSM6654A-xxxGS-K, MSM6655A-xxxGS-K, MSM6656A-xxxGS-K, MSM6658A-xxxGS-K

#### MSM6650


Product name: MSM6650GS-BK



NC: No connection

64-Pin Plastic QFP

MSM6650 Family



NC: No connection

64-Pin Plastic SDIP

# PIN DESCRIPTIONS

1. MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx 18-Pin plastic DIP

Pin	Symbol	Туре	Description
5	RESET	1	Reset. Setting this pin to "L" puts the deveice in standby status. At this time, oscillation stops, AOUT is pulled to GND, and the deveice is initialized.  The MSM6650 family devices have an internal power-on reset. To operate the power-on reset correctly, power should ramp up within 1 ms. If this is not possible, apply a RESET pulse when power is turned on.  This pin has an internal pull-up resistor.
6	BUSY	0	<b>Busy.</b> This pin outputs a "L" level during playback. At power-on, this pin is at "H" level.
7	XT/CR	ı	<b>XT/CR</b> selectable pin. Set to "H" level when using ceramic oscillation. Set to "L" level when using RC oscillation.
8	AOUT	0	Sound Output. This is the synthesized output pin of the internal low-pass filter
11	0801		Oscillator 1. This pin is a ceramic oscillator connection pin when using ceramic oscillation. This pin is an RC connection pin when using RC oscillation.  When using an external clock, use this pin as the clock input.
12	OSC2	0	Oscillator 2. This pin is a ceramic oscillator connection pin when using a ceramic oscillator. This is an RC connection pin when using RC oscillation. Leave open if using an external clock. OSC2 outputs a "L" level in standby status.
13	OSC3	0	Oscillator 3. Leave open if using a ceramic oscillator. This pin is the RC connection pin when using RC oscillation. When RC oscillation is selected, OSC3 outputs a "H" level in standby status.
14	RND	1	Random Playback. Random playback starts when the RND pin is set to a "L" level. At the fall of RND, addresses from the random address playback circuit inside the IC are fetched. Set to a "H" level if random playback is not used. This pin has an internal pull-up resistor.
15-18	SW0-SW3		Phrase Inputs. These pins are phrase input pins corresponding to playback. If the input changes, SW0 to SW3 pins capture address data after 16 ms and speech playback commences. These pins have internal pull-down resistors.
1-3	A0-A2	ı	<b>Phrase Inputs.</b> Phrase input pins correspoding to playback. The A0 input becomes invalid when the random playback function is used.
9	GND		Ground.
10	V <sub>DD</sub>		<b>Power supply.</b> Insert a $0.1\mu F$ or more bypass capacitor between this pin and GND
4	TEST	- [	Test Mode. Set to "H" level. This pin has an internal pull-up resistor.

# 2. MSM66P54-xx, MSM66P56-xx 20-Pin plastic DIP

Pin	Symbol	Туре	Description			
6	RESET	ŀ	Reset. Setting this pin to "L" puts the deveice in standby status. At this time, oscillation stops, AOUT is pulled to GND, and the deveice is initialized.  The MSM6650 family devices have an internal power-on reset. To operate the power-on reset correctly, power should ramp up within 1 ms. If this is not possible, apply a RESET pulse when power is turned on.  This pin has an internal pull-up resistor.			
7	BUSY	0	Busy. This pin outputs a "L" level during playback. At power-on, this pin is at "H" level.			
8	XT/CR	ŀ	XT/CR selectable pin. Set to "H" level when using ceramic oscillation. Set to "L" level when using RC oscillation.			
9	AOUT	0	Sound Output. This is the synthesized output pin of the internal low-pass filter			
12	0801	ļ	Oscillator 1. This pin is a ceramic oscillator connection pin when using ceramic oscillation. This pin is an RC connection pin when using RC oscillation.  When using an external clock, use this pin as the clock input.			
13	OSC2	0	Oscillator 2. This pin is a ceramic oscillator connection pin when using a ceramic oscillator. This is an RC connection pin when using RC oscillation. Leave open if using an external clock. OSC2 outputs a "L" level in standby sta			
14	OSC3	0	Oscillator 3. Leave open if using a ceramic oscillator. This pin is the RC connection pin when using RC oscillation. When RC oscillation is selected, OSC3 outputs a "H" level in standby status.			
15	RND	1	Random Playback. Random playback starts when the RND pin is set to a "L" level. At the fall of RND, addresses from the random address playback circuit inside the IC are fetched. Set to a "H" level if random playback is not used. This pin has an internal pull-up resistor.			
16-19	SW0-SW3	1	Phrase Inputs. These pins are phrase input pins corresponding to playback. If the input changes, SW0 to SW3 pins capture address data after 16 ms and speech playback commences. These pins have internal pull-down resistors.			
2-4	A0-A2	1	Phrase Inputs. Phrase input pins correspoding to playback. The A0 input becomes invalid when the random playback function is used.			
10	GND		Ground.			
11	V <sub>DD</sub>	_	Power supply. Insert a $0.1 \mu F$ or more bypass capacitor between this pin and GNU			
5	TEST	1	Test Mode. Set to "H" level. This pin has an internal pull-up resistor.			
1	V <sub>PP</sub>	-	Power supply used when writing data to internal OTP ROM. Leave open or set to "H" level during playback.			
20	PGM	1	Interface with voice analysis edit tool AR761 or AR762. Set to "L" level or leave open during playback.			

3. MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P54-xx, MSM66P56-xx 24-Pin plastic SOP

Pin	Symbol	Type	Description
17	RESET	1	Reset. Setting this pin to "L" puts the deveice in standby status. At this time, oscillation stops, AOUT is pulled to GND, and the deveice is initialized.  The MSM6650 family devices have an internal power-on reset. To operate the power-on reset correctly, power should ramp up within 1 ms. If this is not possible, apply a RESET pulse when power is turned on.  This pin has an internal pull-up resistor.
20	BUSY	0	<b>Busy.</b> This pin outputs a "L" level during playback. At power-on, this pin is at "H" level.
22	XT/CR	-	XT/CR selectable pin. Set to "H" level when using ceramic oscillation. Set to "L" level when using RC oscillation.
23	AOUT	0	Sound Output. This is the synthesized output pin of the internal low-pass filte
2	0801	1	Oscillator 1. This pin is a ceramic oscillator connection pin when using cerami oscillation. This pin is an RC connection pin when using RC oscillation. When using an external clock, use this pin as the clock input.
3	0802	0	Oscillator 2. This pin is a ceramic oscillator connection pin when using a ceramic oscillator. This is an RC connection pin when using RC oscillation. Leave open if using an external clock. OSC2 outputs a "L" level in standby status.
5	0803	0	Oscillator 3. Leave open if using a ceramic oscillator. This pin is the RC connection pin when using RC oscillation. When RC oscillation is selected, OSC3 outputs a "H" level in standby status.
8	RND	I	<b>Random Playback.</b> Random playback starts when the $\overline{\text{RND}}$ pin is set to a "L" level. At the fall of $\overline{\text{RND}}$ , addresses from the random address playback circuit inside the IC are fetched. Set to a "H" level if random playback is not used. This pin has an internal pull-up resistor.
9-12	SW0-SW3	1	<b>Phrase Inputs.</b> These pins are phrase input pins corresponding to playback. If the input changes, SW0 to SW3 pins capture address data after 16 ms and speech playback commences. These pins have internal pull-down resistors.
13-15	A0-A2	1	Phrase Inputs. Phrase input pins correspoding to playback. The A0 input becomes invalid when the random playback function is used.
24	GND		Ground.
1	$V_{DD}$		Power supply. Insert a 0.1µF or more bypass capacitor between this pin and GNI
16	TEST	1	Test Mode. Set to "H" level. This pin has an internal pull-up resistor.
18	V <sub>PP</sub> *	-	Power supply used when writing data to internal OTP ROM. Leave open or set to "H" level during playback.
7	PGM*	ı	Interface with voice analysis edit tool AR761 or AR762. Set to "L" level or leave open during playback.

<sup>\*</sup> Pins for MSM66P54/56-xx only

4. MSM6650 64-Pin plastic QFP (64-Pin plastic SDIP)

Pin	Symbol	Туре	Description
29(19)	RESET		Reset. Setting this pin to "L" puts the deveice in standby status. At this time, oscillation stops, AOUT is pulled to GND, and the deveice is initialized. The MSM6650 family devices have an internal power-on reset. To operate the power-on reset correctly, power should ramp up within 1 ms. If this is not possible, apply a RESET pulse when power is turned on.  This pin has an internal pull-up resistor.
3(57)	BUSY	0	Busy. This pin outputs a "L" level during playback. At power-on, this pin is at "H" level.
15(5)	XT/CR	ı	XT/CR selectable pin. Set to "H" level when using ceramic oscillation. Set to "L" level when using RC oscillation.
5 (59)	AOUT	0	Sound Output. This is the synthesized output pin of the internal low-pass filter.
10(64)	XT/OSC1	1	Oscillator 1. This pin is a ceramic oscillator connection pin when using ceramic oscillation. This pin is an RC connection pin when using RC oscillation.  When using an external clock, use this pin as the clock input.
11(1)	XT/0SC2	0	Oscillator 2. This pin is a ceramic oscillator connection pin when using a ceramic oscillator. This is an RC connection pin when using RC oscillation. Leave open if using an external clock. QSC2 outputs a "L" level in standby status.
12(2)	0803	0	Oscillator 3. Leave open if using a ceramic oscillator. This pin is the RC connection pin when using RC oscillation. When RC oscillation is selected, OSC3 outputs a "H" level in standby status.
14(4)	RND	1	Random Playback. Random playback starts when the RND pin is set to a "L" level. At the fall of RND, addresses from the random address playback circuit inside the IC are fetched. Set to a "H" level if random playback is not used. This pin has an internal pull-up resistor.
21-24 (11-14)	SW0-SW3	ŀ	Phrase Inputs. These pins are phrase input pins corresponding to playback. If the input changes, SW0 to SW3 pins capture address data after 16 ms and speech playback commences. These pins have internal pull-down resistors.
25-27 (15-17)	A0-A2	ı	Phrase Inputs. Phrase input pins correspoding to playback. The A0 input becomes invalid when the random playback function is used.

Pin	Symbol	Туре	Description
6 (60)	AGND		Analog ground pin.
7 (61)	DGND		Digital ground pin.
8 (62)	AV <sub>DD</sub>		Analog power pin. Insert a $0.1\mu\text{F}$ or more bypass capacitor in between this pin and AGNE
9 (63)	DV <sub>DD</sub>		Digital power pin. Insert a $0.1~\mu\text{F}$ or more bypass capacitor in between this pin and DGND
16 (6)	CPU	ı	<b>CPU Mode.</b> Set to "L" level to select Standalone Mode. Set to "H" level to select Microcontroller Interface Mode.
13, 28 (3, 18)	TEST1, 3	1	<b>Test.</b> Set these pins to "H" level. The TEST1 and TEST3 pins have internal pull-up resistor.
17 (7)	TEST2	1	Test. Set this pin to "L" level.
18 (8)	IBUSY	0	I Busy. Outputs a "L" level during voice playback (except during standby conversion time), or when the AOUT pin is at half V <sub>DD</sub> level.
20 (10)	STANDBY	0	Standby Indicator. This output pin remains at "L" level during oscillation.
30 (20)	CE	0	Chip Enable. CE is a timing output pin to control read of external memory.  This pin outputs when RCS is at the "L" level. This pin goes high impedance when RCS is at the "H" level.
31 (21)	RCS	1	Read Chip Select. The data bits D0-D7 are internally pulled down when RCS is high. Addresses and CE are output when RCS is at "L" level. The RA22-RA0 address pins and CE pin become high impedance.
32, 34-40 (22, 24-30)	D0-D7	ı	<b>External Memory Data Bus.</b> Data is input when RCS is low. When RCS is high, these pins become low due to internal pull-down resistors.
41-63 (31-40, 42-54)	RAO-RA22	0	<b>External Memory Address.</b> These are address pins for an external memory output when RCS is low. These pins become high impedance status if RCS is in "H" level.
64 (55)	STBY		<b>Standby Contorl.</b> If set to "L" level, the MSM6650 enters standby mode 0.2 seconds after voice ends. If set to "H" level, the MSM6650 AOUT output maintains half $V_{DD}$ after voice ends.

### **ABSOLUTE MAXIMUM RATINGS**

(GND=0 V)

Parameter	Symbol	Condition	Rating	Unit	
Power supply voltage	V <sub>DD</sub>	Ta = 25°C	-0.3 to +7.0	V	
Input voltage	ViN	1a = 23·0	-0.3 to V <sub>DD</sub> +0.3		
Storage temperature	T <sub>STG</sub>		-55 to +150	°C	

### RECOMMENDED OPERATING CONDITIONS

(GND=0 V)

						(4,12-0 )
Parameter	Symbol	Condition		Range		Unit
Power supply voltage	V <sub>DD</sub>	MSM6652-56, MSM6650, MSM6652A-56A	2.4 to 5.5			V
	V <sub>DD</sub>	MSM6658A, MSM66P54/P56	3.5 to 5.5		V	
Operating temperature	Top	_	-40 to +85		°C	
Master clock frequency 1		When crystal selected	Min.	Тур.	Max.	MHz
master clock frequency i	<sup>‡</sup> 0SC1	Witell Clystal Selected	3.5	4.096	4.5	WIFIZ
Master clock frequency 2	f <sub>OSC2</sub>	When RC selected (*)	200	256	300	kHz

<sup>\*</sup> If RC oscillation is selected, 32kHz sampling frequency cannot be selected.

### **ELECTRICAL CHARACTERISTICS**

#### **DC Characteristics**

 $(V_{DD}=5.0 \text{ V}, GND=0 \text{ V}, Ta=-40 \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"H" input voltage	V <sub>IH</sub>		4.2	-		٧
"L" input voltage	V <sub>IL</sub>	_			0.8	V
"H" output voltage	VoH	l <sub>OH</sub> =−1 mA	4.6	—		٧
"L" output voltage	VoL	I <sub>OL</sub> =2 mA	_	_	0.4	٧
"H" input current 1	l <sub>IH1</sub>	V <sub>IH</sub> =V <sub>DD</sub>			10	μА
"H" input current 2	I <sub>IH2</sub>	Internal pull-down resistance	30	90	200	μΑ
"L" input current 1	I <sub>IL1</sub>	V <sub>IL</sub> =GND	-10	_		μΑ
"L" input current 2 (note)	I <sub>IL2</sub>	Internal pull-up resistance	-200	-90	-30	μΑ
Operating power consumption	I <sub>DD</sub>			6	10	mA
Standby power consumption		Ta=-40°C to +50°C		_	10	μΑ
	l <sub>DS</sub> -	Ta=50°C to 85°C	_	_	30	μΑ

# **Analog Characteristics**

(V<sub>DD</sub>=5.0 V, GND=0 V, Ta=-40 to +85°C)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
D/A output relative accuracy	IVDAE	When D/A output is selected			40	mV
D/A output impedance	RDAO	When D/A output is selected	15	25	35	kΩ
LPF driving resistance	R <sub>AOUT</sub>	When LPF output is selected	50			kΩ
LPF output impedance	RLPF	l <sub>F</sub> =100 μA		1	3	kΩ
Harmonic wave distortion	d <sub>H</sub>	2.0V <sub>PP</sub> sine wave at 1kHz input waveform, fs=8kHz, Harmonic wave distortion= 2nd-21st harmonic wave component Signal component+2nd-21st harmonic wave component		2.0	4.0	%
Noise during silence	ns	No load, input waveform mute	_	5	20	mV


## **DC Characteristics**

(V<sub>DD</sub>=3.1 V, GND=0 V, Ta=-40 to +85°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
"H" input voltage	V <sub>IH</sub>		2.7		_	٧
"L" input voltage	V <sub>IL</sub>				0.5	٧
"H" output voltage	VoH	I <sub>OH</sub> =-1 mA	2.6	_		V
"L" output voltage	VoL	l <sub>OL</sub> =2 mA		T —	0.4	٧
"H" input current 1	l <sub>IH1</sub>	V <sub>IH</sub> =V <sub>DD</sub>	_	T —	10	μΑ
"H" input current 2	I <sub>tH2</sub>	Internal pull-down resistance	10	30	100	μА
"L" input current 1	I <sub>IL1</sub>	V <sub>IL</sub> ≠GND	-10	T —		μΑ
"L" input current 2	I <sub>IL2</sub>	Internal pull-up resistance	-100	-30	-10	μΑ
Operating power consumiption	i <sub>DD</sub>		_	4	7	mA
Standby power consumption		Ta=-40°C to +50°C			5	μΑ
	los	Ta=50°C to 85°C	_	_	20	μА
LPF driving resistance	R <sub>AOUT</sub>	When LPF output is selected	50	_		kΩ
LPF output impedance	R <sub>LPF</sub>	I <sub>F</sub> =100 μA		1	3	kΩ


### **APPLICATION CIRCUITS**

(MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P54/P56-xx)



Application Circuit in Standalone Mode Supporting 15 Switch-Selected Phrases

(MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P54/P56-xx)




Application Circuit in Standalone Mode Supporting Four Switch-Selected Words

## **Switches and Playback Addresses**


	A2	A1	A0	SW3	SW2	SW1	SW0	ADR
S1	0	0	0	0	0	0	1	01
S2	0	0	0	0	0	1	0	02
S3	0	0	0	0	1	0	0	04
S4	0	0	0	1	0	0	0	08

### (MSM6650)



Application Circuit in Standalone Mode Supporting 15 Switch-Selected Phrases

### (MSM6650)



Application Circuit in Standalone Mode Supporting Four 1-Mbit EPROMs

# MICROCONTROLLER INTERFACE MODE

#### **FEATURES**

Davidson manufa	Data ROM	Maximum playback time (sec)							
Device name	size	f <sub>SAM</sub> =4.0 kHz	f <sub>SAM</sub> =6.4 kHz	f <sub>SAM</sub> =8.0 kHz	f <sub>SAM</sub> =16 kHz	f <sub>SAM</sub> =32 kHz			
MSM6652, 6652A	288 Kbits	16.9	10.5	8.4	4.2	2.1			
MSM6653, 6653A	544 Kbits	31.2	19.5	15.6	7.8	3.9			
MSM6654, 6654A	1 Mbit	63.8	39.9	31.9	15.9	7.9			
MSM6655, 6655A	1.5 Mbits	96.5	60.3	48.2	24.1	12.0			
MSM6656, 6656A	2 Mbits	129.1	80.7	64.5	32.2	16.1			
MSM6658A	4 Mbits	259.7	162.9	129.8	64.9	32.4			
MSM66P54	1 Mbit	63.8	39.9	31.9	15.9	7.9			
MSM66P56	2 Mbit	129.1	80.7	64.5	32.2	16.1			
MSM6650	64 Mbits (Max	4194.3	2620.5	2096.4	1048.2	524.1			

Note: Actual voice ROM area is smaller by 22 Kbits.

- 4-bit ADPCM or 8-bit PCM sound generation
- Melody function
- Edit ROM function
- Two-channel mixing function
- Fade-out function via four-step sound volume attenuation
- Serial input or parallel input selectable
- Built-in beep tone of 0.5 kHz, 1.0 kHz, 1.3 kHz, or 2.0 kHz selectable with a specific code
- Sampling frequency of 4.0 kHz, 5.3 kHz, 6.4 kHz, 8.0 kHz, 10.6 kHz, 12.8 kHz, 16.0 kHz, or 32.0 kHz (32 kHz sampling is not possible when using RC oscillation)
- Up to 127 phrases
- Built-in 12-bit D/A converter
- Built-in –40 dB/octave low-pass filter
- Standby function

 Package options: (Product name: MSM6652-xxxRS/MSM6653-xxxRS/ 18-pin plastic DIP (DIP18-P-300-2.54) MSM6654-xxxRS/MSM6655-xxxRS/ MSM6656-xxxRS/MSM6652A-xxxRS/ MSM6653A-xxxRS/MSM6654A-xxxRS/ MSM6655A-xxxRS/MSM6656A-xxxRS/ MSM6658A-xxxRS) (Product name: MSM6652-xxxGS-K/MSM6653-xxxGS-K/ 24-pin plastic SOP (SOP24-P-430-1.27-K) MSM6654-xxxGS-K/MSM6655-xxxGS-K/ MSM6656-xxxGS-K/MSM6652A-xxxGS-K/ MSM6653A-xxxGS-K/MSM6654A-xxxGS-K/ MSM6655A-xxxGS-K/MSM6656A-xxxGS-K/ MSM6658A-xxxGS-K/MSM66P54-01GS-K/ MSM66P54-02GS-K/MSM66P56-01GS-K/ MSM66P56-02GS-K)

20-pin plastic DIP (DIP20-P-300-2.54-W1) (Product name: MSM66P54-01RS/MSM66P54-02RS/

MSM66P56-01RS/MSM66P56-02RS)

64-pin plastic QFP (QFP64-P-1420-1.00-BK) (Product name: MSM6650GS-BK) 64-pin plastic SDIP (SDIP64-P-750-1.78) (Product name: MSM6650SS)

### Option Table


	Di- M	Microcontroller	Interface Mode	Standalone Mode		
	Pin Name	Serial Input	Parallel Input	With Standby	No Standby	_
MSM6652/53/54/55/56 MSM6652A/53A/54A/55A/56A/58A	-	— Mask Option				_
MSM66P54/P56	_	01	-02	-03	-04	*
	CPU	"H"	"H"	"L"	"L"	_
MSM6650	SERIAL	"H"	H_I	"L"	"L"	_
	STBY		_	"L"	"H"	-

- \*1. The options for the mask ROM-based devices are mask options. The user should send OKI an option list before starting development.
  - A sample of option list is shown below.
- \*2. A code of OTP version device corresponds to one of the options. The user should specify either MSM66P54-01 or MSM66P54-02 or MSM66P56-01 or MSM66P56-02. (In this case, no option list is required.)


						Date:
			Option	List		
ou are rec	wested to develo	p MSM665X-XXX	an the folir	wing conditions		
Options	,000100 10 101010	,				
		e MSM6650 family	у.			
noose and	circle the desired	j option.		and the second s	, p	٦.
	Option	Interface m	ode	Input	Standby conversion	
	Option A	Microcontro	lier	Serial	-	
	Option B	Microcontro	ller	Parallel		
	Option C	Standaion	e	_	Yes	
	Option D	Standalon	e	_	No	
				· · · · · · · · · · · · · · · · · · ·		3
Package	and quantity					
		Package		Quantity	Note	<u>.</u>
Package Item		Package he desired one	)	Quantity	Note	
			) chip	Quantity pcs	Note Up to 10 samples. Operating temp.: 10 to 30°C	
<b>Item</b> Ceramic	(circle ti	he desired one 24-pin SOP		<u> </u>	Up to 10 samples. Operating temp. :	

### **BLOCK DIAGRAMS**


MSM6652/53/54/55/56-xxx MSM6652A/53A/54A/55A/56A/58A-xxx



### MSM66P54/P56-xx




## MSM6650




### PIN CONFIGURATION (TOP VIEW)

The MSM66P54/P56-xx has two more pins than the MSM6652-6658A while their pin configurations are identical.

The additional two pins  $(V_{PP}, \overline{PGM})$  of the MSM66P54/P56-xx may be open at playback after completion of writing.






20-Pin Plastic DIP

MSM66P54-01/-02GS-K

MSM66P56-01/-02GS-K

MSM6652-xxxRS, MSM6653-xxxRS, MSM6654-xxxRS, MSM6655-xxxRS, MSM6656-xxxRS, MSM6652A-xxxRS, MSM6653A-xxxRS, MSM6654A-xxxRS, MSM6656A-xxxRS, MSM


MSM66P54-01/-02RS MSM66P56-01/-02RS



MSM6652-xxxGS-K, MSM6653-xxxGS-K, MSM6654-xxxGS-K, MSM6655-xxxGS-K, MSM6656-xxxGS-K, MSM6652A-xxxGS-K, MSM6653A-xxxGS-K, MSM6654A-xxxGS-K, MSM6655A-xxxGS-K, MSM6656A-xxxGS-K, MSM6658A-xxxGS-K, MSM6658A-xxxXGS-K, MSM66


#### MSM6650

Product name: MSM6650GS-BK



NC: No connection

64-Pin Plastic QFP



NC: No connection

64-Pin Plastic SDIP

# **PIN DESCRIPTIONS**

1.MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx 18-Pin plastic DIP

Pin	Symbol	Type	Description
5	RESET	-	Reset. The devices enter stanby status when a low level is input to this pin. When RESET, oscillation stops. The AOUT output goes to ground and the IC status is reinitialized. The devices have an internal power-on reset. V <sub>DD</sub> must be raised within 1 ms to operate power-on reset correctly. If V <sub>DD</sub> is not raised within 1 ms, then the RESET pulse must be applied when power is turned ON. This pin has an internal pull-up resistor.
6	BUSY	0.	Busy. Outputs a "L" level during playback and a "H" level when power is turned ON
7	NAR	0	The CMD and ST inputs become effective when high. NAR indicates whether the address bus (I0 through I6) is ready to accept another address. When high, it is ready to accept. NAR goes high when power is turned ON.
8	AOUT	0	<b>Analog Speech Output.</b> D/A converter output or LPF output is selected by entering the command.
11	хт	ı	<b>Ceramic Oscillator Input.</b> This pin has an internal 0.5 to 5 M $\Omega$ feedback resistor between XT and $\overline{XT}$ . If an external clock is used, this is the clock input pin.
12	XT	0	Ceramic Oscillator Output. If an external clock is used, leave this pin open.
13	CMD	1 .	Command Input and Option Control. This pin is used as command and option input when CMD is at the high level with $\overline{ST}$ low. If this pin is not used or serial input is optioned, set this pin to "H" level. This pin has an internal pull-up resistor.
14	ST	-	Start. Speech playback starts at the fall of the ST pulse. The IO - I6 addresses are latched at the rise of the ST pulse. Input a ST pulse when NAR goes to the high level for channels 1 and 2. This pin has an internal pull-up resistor.
4	СН	ı	<b>Channel Control.</b> Channel 1 is selected when the input is pulled high. Channel 2 is selected when the input is low. This pin has an internal pull-up resistor.
3	I6/SD	1	This pin is command and user-defined phrase input when parallel input is optioned. This pin is serial data (command and address) input when serial input is optioned.
2	15/S1	ı	This pin is command and user-defined phrase input when parallel input is optioned.  This pin is used as serial clock input when serial input is optioned.
1	14	1	This pin is command and user-defined phrase input when parallel input is optioned When serial input is optioned, set this pin to "L" level. This pin has an internal pull-down resistor.
18	I3/PORT1	1/0	This pin is command and user-defined phrase input when parallel input is optioned. When serial input is optioned, this pin is a port output. The port output is controlled by entering external silence insertion code.
17	I2/PORTO	1/0	This pin is command and user-defined phrase input when parallel input is optioned. When serial input is optioned, this pin is a port output. The port output is controlled by entering external silence insertion code.
15, 16	10, 11	1	This pin is command and user-defined phrase input when parallel input is optioned When serial input is optioned, set this pin to "L" level. This pin has an internal pull-down resistor.
9	GND		Ground pin.
10	V <sub>DD</sub>	_	Power supply. Insert a 0.1µF ro more bypass capacitor between this pin and GND

## 2.MSM66P54/P56-xx 20-Pin plastic DIP

Pin	Symbol	Type	Description
6	RESET	1	Reset. The devices enter stanby status when a low level is input to this pin. When RESET, oscillation stops. The AOUT output goes to ground and the IC status is reinitialized. The devices have an internal power-on reset. V <sub>DD</sub> must be raised within 1 ms to operate power-on reset correctly. If V <sub>DD</sub> is not raised within 1 ms, then the RESET pulse must be applied when power is turned ON. This pin has an internal pull-up resistor.
7	BUSY	0	Busy. Outputs a "L" level during playback and a "H" level when power is turned Of
8	NAR	0	The CMD and ST inputs become effective when high. NAR indicates whether the address bus (10 through 16) is ready to accept another address. When high, it is ready to accept. NAR goes high when power is turned ON.
9	AOUT	0	Analog Speech Output. D/A converter output or LPF output is selected by entering the command.
12	хт	ı	<b>Ceramic Oscillator Input.</b> This pin has an internal $0.5$ to $5 \text{ M}\Omega$ feedback resistor between XT and $\overline{\text{XT}}$ . If an external clock is used, this is the clock input pin.
13	XT	0	Ceramic Oscillator Output. If an external clock is used, leave this pin open.
14	CMD	1 .	Command Input and Option Control. This pin is used as command and option input when CMD is at the high level with ST low. If this pin is not used or serial input is optioned, set this pin to "H" level. This pin has an internal pull-up resistor.
15	ST		<b>Start.</b> Speech playback starts at the fall of the $\overline{ST}$ pulse. The IO - I6 addresses are latched at the rise of the $\overline{ST}$ pulse. Input a $\overline{ST}$ pulse when NAR goes to the high level for channels 1 and 2. This pin has an internal pull-up resistor.
5	СН	1	Channel Control. Channel 1 is selected when the input is pulled high. Channel 2 is selected when the input is low. This pin has an internal pull-up resistor.
4	16/SD	ı	This pin is command and user-defined phrase input when parallel input is optioned. This pin is serial data (command and address) input when serial input is optioned.
3	15/SI	1	This pin is command and user-defined phrase input when parallel input is optioned.  This pin is used as serial clock input when serial input is optioned.
2	14	ı	This pin is command and user-defined phrase input when parallel input is optioned When serial input is optioned, set this pin to "L" level. This pin has an internal pull-down resistor.
19	I3/PORT1	1/0	This pin is command and user-defined phrase input when parallel input is optioned. When serial input is optioned, this pin is a port output. The port output is controlled by entering external silence insertion code.
18	12/PORT0	1/0	This pin is command and user-defined phrase input when parallel input is optioned. When serial input is optioned, this pin is a port output. The port output is controlled by entering external silence insertion code.
16, 17	10, 11	ı	This pin is command and user-defined phrase input when parallel input is optioned. When serial input is optioned, set this pin to "L" level. This pin has an internal pull-down resistor.
10	GND		Ground pin.
11	V <sub>DD</sub>	_	Power supply. Insert a 0.1µF ro more bypass capacitor between this pin and GNE
1	V <sub>pp</sub>	_	Supply voltage for writing data to internal OTP ROM.
20	PGM	ı	Interface with voice analysis edit tools AR761 and AR762. Set to "L" level or leave open during playback. This pin has an internal pull-down resistor.

# 3. MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P54/P56-xx 24-Pin plastic SOP

Pin	Symbol	Type	Description
17	RESET	1	<b>Reset.</b> The devices enter stanby status when a low level is input to this pin. When RESET, oscillation stops. The AOUT output goes to ground and the IC status is reinitialized. The devices have an internal power-on reset. $V_{DD}$ must be raised within 1 ms to operate power-on reset correctly. If $V_{DD}$ is not raised within 1 ms, then the RESET pulse must be applied when power is turned ON. This pin has an internal pull-up resistor.
20	BUSY	0	Busy. Outputs a "L" level during playback and a "H" level when power is turned ON
22	NAR	0	The CMD and ST inputs become effective when high. NAR indicates whether the address bus (10 through 16) is ready to accept another address. When high, it is ready to accept. NAR goes high when power is turned ON.
23	AOUT	0	<b>Analog Speech Output.</b> D/A converter output or LPF output is selected by entering the command.
2	хт	ı	Ceramic Oscillator Input. This pin has an internal 0.5 to 5 M $\Omega$ feedback resistor between XT and $\overline{XT}$ . If an external clock is used, this is the clock input pin.
3	XT	0	Ceramic Oscillator Output. If an external clock is used, leave this pin open.
5	CMD	1	Command Input and Option Control. This pin is used as command and option input when CMD is at the high level with $\overline{ST}$ low. If this pin is not used or serial input is optioned, set this pin to "H" level. This pin has an internal pull-up resistor.
8	ST	1	<b>Start.</b> Speech playback starts at the fall of the $\overline{ST}$ pulse. The IO - I6 addresses are latched at the rise of the $\overline{ST}$ pulse. Input a $\overline{ST}$ pulse when NAR goes to the high level for channels 1 and 2. This pin has an internal pull-up resistor.
16	СН	ı	Channel Control. Channel 1 is selected when the input is pulled high. Channel 2 is selected when the input is low. This pin has an internal pull-up resistor.
15	I6/SD	ı	This pin is command and user-defined phrase input when parallel input is optioned. This pin is serial data (command and address) input when serial input is optioned.
14	I5/SI	1	This pin is command and user-defined phrase input when parallel input is optioned This pin is used as serial clock input when serial input is optioned.
13	14		This pin is command and user-defined phrase input when parallel input is optioned When serial input is optioned, set this pin to "L" level. This pin has an internal pull-down resistor.
12	I3/PORT1	1/0	This pin is command and user-defined phrase input when parallel input is optioned. When serial input is optioned, this pin is a port output. The port output is controlled by entering external silence insertion code.
11	12/PORTO	1/0	This pin is command and user-defined phrase input when parallel input is optioned. When serial input is optioned, this pin is a port output. The port output is controlled by entering external silence insertion code.

Pin	Symbol	Туре	Description
9, 10	10, 11	ı	This pin is command and user-defined phrase input when parallel input is optioned When serial input is optioned, set this pin to "L" level. This pin has an internal pull-down resistor.
24	GND	T-	Ground pin.
1	V <sub>DD</sub>		Power supply. Insert a 0.1 µF ro more bypass capacitor between this pin and GND
18	V <sub>PP</sub> *	_	Supply voltage for writing data to internal OTP ROM.
7	PGM *	1	Interface with voice analysis edit tools AR761 and AR762. Set to 'L' level or leave open during playback. This pin has an internal pull-down resistor.

<sup>\*</sup> Pins for MSM66P54/56-xx only

4. MSM6650 64-Pin plastic QFP (64-Pin plastic SDIP)

Pin	Symbol	Type	Description
29 (19)	RESET	The state of the s	<b>Reset.</b> The devices enter stanby status when a low level is input to this pin. When RESET, oscillation stops. The AQUT output goes to ground and the IC status is reinitialized. The devices have an internal power-on reset. $V_{DD}$ must be raised within 1 ms to operate power-on reset correctly. If $V_{DD}$ is not raised within 1 ms, then the RESET pulse must be applied when power is turned ON. This pin has an internal pull-up resistor.
3 (57)	BUSY	0	Busy. Outputs a "L" level during playback and a "H" level when power is turned ON
4 (58)	NAR	0	The CMD and ST inputs become effective when high. NAR indicates whether the address bus (10 through 16) is ready to accept another address. When high, it is ready to accept. NAR goes high when power is turned ON.
5 (59)	AOUT	0	<b>Analog Speech Output.</b> D/A converter output or LPF output is selected by entering the command.
10 (64)	хт	1.	<b>Ceramic Oscillator Input.</b> This pin has an internal 0.5 to 5 M $\Omega$ feedback resistor between XT and $\overline{\text{XT}}$ . If an external clock is used, this is the clock input pin.
11 (1)	XT	0,	Ceramic Oscillator Output. If an external clock is used, leave this pin open.
13 (3)	CMD	1	Command Input and Option Control. This pin is used as command and option input when CMD is at the high level with $\overline{ST}$ low. If this pin is not used or serial input is optioned, set this pin to "H" level. This pin has an internal pull-up resistor.
14 (4)	ST	I	<b>Start.</b> Speech playback starts at the fall of the $\overline{ST}$ pulse. The IO - I6 addresses are latched at the rise of the $\overline{ST}$ pulse. Input a $\overline{ST}$ pulse when NAR goes to the high level for channels 1 and 2. This pin has an internal pull-up resistor.
28 (18)	СН	ı	<b>Channel Control.</b> Channel 1 is selected when the input is pulled high. Channel 2 is selected when the input is low. This pin has an internal pull-up resistor.
27 (17)	I6/SD	ı	This pin is command and user-defined phrase input when parallel input is optioned. This pin is serial data (command and address) input when serial input is optioned.
26 (16)	15/SI	ı	This pin is command and user-defined phrase input when parallel input is optioned.  This pin is used as serial clock input when serial input is optioned.
25 (15)	14	I	This pin is command and user-defined phrase input when parallel input is optioned When serial input is optioned, set this pin to "L" level. This pin has an internal pull-down resistor.
24 (14)	I3/PORT1	1/0	This pin is command and user-defined phrase input when parallel input is optioned When serial input is optioned, this pin is a port output. The port output is controlled by entering external silence insertion code.
23 (13)	12/PORTO	1/0	This pin is command and user-defined phrase input when parallel input is optioned When serial input is optioned, this pin is a port output. The port output is controlled by entering external silence insertion code.
1, 22 (11, 12)	10, 11	1	This pin is command and user-defined phrase input when parallel input is optioned. When serial input is optioned, set this pin to "L" level. This pin has an internal pull-down resistor.

Pin	Symbol	Type	Description				
6 (60)	AGND	_	Analog ground pin.				
7 (61)	DGND	_	Digital ground pin.				
8 (62)	AVDD	_	Analog power pin. Insert a 0.1 µF or more bypass capacitor between this pin and AGND.				
9 (63)	DV <sub>DD</sub>	_	Digital power pin. Insert a 0.1 µF or more bypass capacitor between this pin and DGND.				
12 (2)	MCK	0.	ain clock output pin. Use MCK as a connection pin for the MSC1192, etc. hen the IC is in standby status, MCK is held high.				
16 (6)	CPU	1	CPU Mode. Set to "H" level to select Microcontroller Interface Mode.				
17 (7)	SERIAL	-	Serial/Parallel Interface Select. This input selects either the parallel or the serial input interface. The serial input interface is selected with a high level; the parallel input interface is selected with a low level.				
30 (20)	CE	0	Chip Enable. CE is a timing output pin to control read of external memory. This pin outputs when RCS is at the "L" level. This pin goes high impedance when RCS is at the "H" level.				
31 (21)	RCS	ī	<b>Read Chip Select.</b> The data bits D0-D7 are internally pulled down when $\overline{RCS}$ is high.				
32, 34-40 (22, 24-30)	D0 - D7	1	<b>External Memory Data Bus.</b> Data is input when RCS is low. When RCS is high, these pins become low due to internal pull-down resistors.				
41-63 (31-40, 42-54)	RA0 - RA22	0	<b>External Memory Address.</b> These are address pins for an external memory output when RCS is low. These pins become high impedance status if RCS is in "H" level.				
15, 64 (5, 55)	TEST1, 2	l	Test. Set these pins to "H" level.				
18 (8)	IBUSY	0	Outputs a "L" level during playback or when AOUT is at 1/2 VDD (except standby conversion)				
20 (10)	STANDBY	0	Outputs a "L" level during which the device is oscillating.				

# **ABSOLUTE MAXIMUM RATINGS**

(GND=0 V)

Parameter	Symbol	Condition	Rating		
Power supply voltage	V <sub>DD</sub>	Ta = 25°C	-0.3 to +7.0	ν	
Input voltage	ViN	14 - 25 0	-0.3 to V <sub>DD+</sub> 0.3	٧	
Storage temperature	T <sub>STG</sub>		−55 to +150	°C	

# **RECOMMENDED OPERATING CONDITIONS**

(GND=0 V)

						(GIVD-U V
Parameter	Symbol	Condition	Range			Unit
Power supply voltage	V <sub>DD</sub>	MSM6652-56, MSM6650, MSM6652A-56A	2.4 to 5.5			٧
		MSM6658A, MSM66P54/P56		٧		
Operating temperature	Top	_		°C		
Master clock frequency			Min.	Тур.	Max.	MHz
Master Clock frequency	fosc		3.5	4.096	4.5	IVITIZ

### **ELECTRICAL CHARACTERISTICS**

#### **DC Characteristics**

(V<sub>DD</sub>=5.0 V, GND=0 V, Ta=-40 to +85°C)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
High level input voltage	V <sub>iH</sub>		4.2			٧
Low level input voltage	VIL	_	_		0.8	٧
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> =−1 mA	4.6		_	٧
Low level output voltage	V <sub>OL</sub>	I <sub>OL</sub> =2 mA			0.4	٧
High level input current 1	l <sub>IH1</sub>	V <sub>IH</sub> =V <sub>DD</sub>	_		10	μА
High level input current 2	I <sub>IH2</sub>	Internal pull-down resistor	30	90	200	μА
Low level input current 1	I <sub>IL1</sub>	V <sub>IL</sub> =GND	-10	_		μА
Low level input current 2 *1	I <sub>IL2</sub>	Internal pull-up resistor	-200	90	-30	μА
Operating current	I <sub>DD</sub>		_	6	10	mA
Standby current		Ta=-40°C to +50°C			10	μА
	IDS	Ta=50°C to 85°C			30	μA
D/A output relative accuracy	IVDAEI	When D/A output selected	_		40	mV
D/A		When D/A output selected *2	15	25	35	kΩ
D/A output impedance	R <sub>DAO</sub>	When D/A output selected *3	15	30	45	kΩ
LPF driving resisance	RAOUT	When LPF output selected	50			kΩ
LPF output impedance	R <sub>LPF</sub>	I <sub>F</sub> =100 μA	_	1	3	kΩ

<sup>\*1.</sup> Applied to RESET, CMD, ST, CH.

#### **DC Characteristics**

(V<sub>DD</sub>=3.1 V, GND=0 V, Ta=-40 to +85°C)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
High level input voltage	VIH		2.7	_		٧
Low level input voltage	V <sub>IL</sub>				0.5	٧
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> =-1 mA	2.6	_		٧
Low level output voltage	VOL	I <sub>OL</sub> =2 mA	_		0.4	٧
High level input current 1	l <sub>IH1</sub>	V <sub>IH</sub> =V <sub>DD</sub>	_		10	μΑ
High level input current 2	I <sub>1H2</sub>	Internal pull-down resistor	10	30	100	μΑ
Low level input current 1	l <sub>IL1</sub>	V <sub>IL</sub> =GND	-10		_	μΑ
Low level input current 2 (Note)	I <sub>IL2</sub>	Internal pull-up resistor	-100	-30	-10	μΑ
Operating current	IDD			4	7	mA
Standby current		Ta=-40°C to +50°C	_		5	μА
	los	Ta=50°C to 85°C	_		20	μА
D/A output relative accuracy	IVDAE	When D/A output selected		<u> </u>	20	mV
D/A output impedance	RDAO	When D/A output selected	15	25	35	kΩ
LPF driving resistance	RAOUT	When LPF output selected	50		-	kΩ
LPF output impedance	R <sub>LPF</sub>	I <sub>F</sub> =100 μA		1	3	kΩ


Note: Applied to RESET, CMD, ST, CH.

<sup>\*2.</sup> Applied to MSM6652/53/54/55/56, MSM6652A/53A/54A/55A/56A/58A, MSM6650.

<sup>\*3.</sup> Applied to MSM66P54/P56.


# **APPLICATION CIRCUITS**

(MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P54/P56-xx)




Application Circuit in Serial Input Interface Mode

(MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P54/P56-xx)




Application circuit in Parallel Input Interface Mode



Application Circuit in Microcontroller Interface Mode Using Four 1-Mbit EPROMs (Serial Input Interface)

## (MSM6650)



Application Circuit in Microcontroller Interface Mode Using Four 1-Mbit EPROMs (Parallel Input Interface)