## ADVANCE IFORMATION

## 026602

### TM4161GW4, TM4161GY4 **VIDEO RAM MODULES** 65.536 BY 4-BIT MULTIPORT

JANUARY 1986 DUAL emoRul

- 65,536 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
- -Pinned Version for Through-Hole Insertion (TM4161GY4)
  - -Leadless Version for Use with Sockets (TM4161GW4)
- Utilizes Four Multiport Video RAMs in **Plastic Chip Carriers**
- Dual Accessibility One Port Sequential Access, One Port Random Access
- Four Serial Shift Registers for Sequential Access Applications, Each Comprised of Four Cascaded 64-Bit Segments
- Designed for both Video and Non-Video **Applications**
- Fast Serial Port . . . Can Be Configured for Video Data Rates in Excess of 150 MHz
- TR/QE as Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Common Serial In and Serial Out Ports
- Supported by TI's TMS34061 Video System Controller (VSC)
- **SOE** Simplifies Multiplexing of Serial Data **Streams**
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- **3-State Outputs**
- **Performance Ranges:**

	ACCESS TIME ROW	ACCESS TIME COLUMN	READ OR WRITE
	ADDRESS (MAX)	ADDRESS (MAX)	CYCLE (MIN)
TM4161G 4-15	150 ns	100 ns	240 ns
TM4161G 4-20	200 ns	135 ns	315 ns

- Separate CAS Control with Common Data-In and Data-Out Lines
- Low Power Dissipation:
  - -Operating . . . 1000 mW (Typ)
  - -Standby . . . 320 mW (Typ)
- Operating Free-Air Temperature . . . 0 °C to 70°C

TM4161GW4 . . . W SINGLE-IN-LINE PACKAGE<sup>†</sup> TM4161GY4 . . . Y SINGLE-IN-LINE PACKAGE† (TOP VIEW)

$V_{DD}$	(1)
SOE	(2)
SIO1	(3)
DQ1	(4)
CAS <sub>1</sub>	(5)
AO	(6)
À1	
A2	(8)
Vss	(9) — —
TR/QE	(10)
SIO2	
DQ2	(12)
CAS <sub>2</sub>	(13)
A3	(14)
A4	(15)
NC	(16)
SIO3	(17) = = = = = = = = = = = = = = = = = = =
DQ3	(18)
CAS3	(19)
A5	(20)
A6	(21)
Vss	(22)
A7	(24)
RAS W	(25)
	(26)
SI04	(27)
DQ4 CAS4	(28)
	(29)
SCLK	$(30)$ $\longrightarrow$ $\square$
$V_{DD}$	(30)

†TM4161GY4	package	is	shown.
------------	---------	----	--------

PIN NOMENCLATURE					
A0-A7 Address Inputs					
CAS1-CAS4	Column-Address Strobes				
DQ1-DQ4	Random-Access Data In/Data Out				
NC	No Connection				
RAS	Row-Address Strobe				
SCLK	Serial Data Clock				
SIO1-SIO4	Serial-Access Data In/Data Out				
SOE	Serial Output Enable				
TR/QE	Register Transfer/Q Output Enable				
V <sub>DD</sub>	5-V Supply				
V <sub>SS</sub>	Ground				
l ₩	Write Enable				

ADVANCE INFORMATION documents contain ta and other specificati



# TM4161GW4, TM4161GY4 65,536 BY 4-BIT MULTIPORT VIDEO RAM MODULES

## description

The TM4161G\_4 series are 256K dual-access dynamic random-access memory modules organized as  $65,536 \times 4$ -bits in a 30-pin single-in-line package comprising four TMS4161FML,  $65,536 \times 1$ -bit Multiport Video RAMs in 22-lead plastic chip carriers mounted on top of a substrate together with four decoupling capacitors. The random-access port makes the memory look like it is organized as 65,536 words of four bits each. The sequential access port is interfaced to four internal 256-bit dynamic shift registers each organized as four cascaded 64-bit shift register segments which are accessed serially. One, two, three, or four 64-bit shift register segments can be sequentially read out after a transfer cycle depending on a two-bit code applied to the two most significant column address inputs.


The TM4161G\_4 features full asynchronous dual access capability except when transferring data between the shift registers and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with  $\overline{RAS}$  in order to retain data.  $\overline{CAS}$  can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift registers also refreshes that row.


All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4161G\_4 is guaranteed for operation from 0°C to 70°C.

## functional block diagram







## random-access address space to sequential-address space mapping

The TM4161G\_4 series are designed with each row divided into four, 64-column sections which map directly onto the four segments of each shift register (see TMS4161 functional block diagram). The first column section to be shifted out is selected by the two most-significant column-address bits. If the two bits represent binary 00, then one to four register segments can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) register segments can be shifted out in order. If the two bits represent 10, then one to two of the most-significant register segments can be shifted out in order. Finally, if the two bits represent 11 only the most-significant register segment can be shifted out. All register segments are shifted out with the least-significant bit (bit 0) first and the most-significant bit (bit 63) last. Note that if the two column-address bits equal 00 during the last register transfer cycle  $(\overline{TR}/\overline{QE})$  at logic level "0" as  $\overline{RAS}$  falls) a total of 256 bits can be sequentially read out of each serial output pin.

## random-access operation

### TR/QE

The  $\overline{TR}/\overline{QE}$  pin has two functions. First, it selects either register transfer or random-access operation as  $\overline{RAS}$  falls, and second, during a random-access operation, it functions as an output enable after  $\overline{CAS}$  falls.

To use the TM4161G\_4 series in the random-access mode,  $\overline{TR}/\overline{QE}$  must be high as  $\overline{RAS}$  falls. Holding  $\overline{TR}/\overline{QE}$  high as  $\overline{RAS}$  falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be shifted, the shift registers must be disconnected from the bit lines. Holding  $\overline{TR}/\overline{QE}$  low as  $\overline{RAS}$  falls enables the 256 switches that connect the shift registers to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once  $\overline{CAS}$  has been pulled low,  $\overline{TR}/\overline{QE}$  controls when the data will appear at the Q output (if this a read cycle). Whenever  $\overline{TR}/\overline{QE}$  is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output making it possible to connect the address lines to the Q and D lines (Use of this organization prohibits the use of the early write cycle.).

#### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

## write enable (W)

The read or write mode is selected through the write-enable (W) input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4161G\_4 dictates the use of early write cycles to prevent contention on DQ. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , the data outputs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

### data in (DQ1-DQ4)

Data is written during a write cycle. The falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal.

### data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as  $\overline{CAS}$  or  $\overline{TR}/\overline{QE}$  is held high. Data will not appear on the output until after both  $\overline{CAS}$  and  $\overline{TR}/\overline{QE}$  have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if tCQE is greater than tCQE MAX, and tRLCL is greater than tRLCL MAX. Likewise, ta(C) MAX is valid only if tRLCL is greater than tRLCL MAX. Once the output is valid, it will remain valid while  $\overline{CAS}$  and  $\overline{TR}/\overline{QE}$  are both low;  $\overline{CAS}$  or  $\overline{TR}/\overline{QE}$  going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a register transfer cycle, the output will always be in a high-impedance state.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless  $\overline{\text{CAS}}$  is applied, the  $\overline{\text{RAS}}$ -only refresh sequence avoids any output



during refresh. Strobing each of the 256 row addresses (A0 through A7) with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power.

#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on M1-M4, the row address and RAS are applied to multiple modules. CAS is then decoded to select the proper module.

#### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition,  $\overline{RAS}$  must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.

## sequential-access operation

## TR/QE

Memory transfer operations involving parallel use of the shift registers are first indicated by bringing  $\overline{TR}/\overline{QE}$  low before  $\overline{RAS}$  falls low. This enables the switches connecting the 256 elements of the shift registers to the 256 bit lines of the memory array. The  $\overline{W}$  line determines whether the data will be transferred from or to the shift registers.

### write enable (W)

In the sequential access mode,  $\overline{W}$  determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array,  $\overline{W}$  is held low as  $\overline{RAS}$  falls, and, to transfer from the memory array to the shift registers,  $\overline{W}$  is held high as  $\overline{RAS}$  falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of  $\overline{RAS}$  for this mode of operation.

#### row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7,  $\overline{W}$ , and  $\overline{TR}/\overline{QE}$  are latched on the falling edge of  $\overline{RAS}$ .

## register column address (A7, A6)

To select one of the four shift register segments within each shift register (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when  $\overline{CAS}$  falls. However, the  $\overline{CAS}$  and segment address signals need not be supplied every transfer cycle, only when it is desired to change or select a new segment.

### **SCLK**

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view each shift register as though it were made of 256 rising edge D flip-flops connected D to Q. The TM4161G\_4 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pins not only on the rising edge of SCLK but also after an access time of  $t_a(RSO)$  from  $\overline{RAS}$  high during a parallel load of the shift registers.

#### SIN/SOUT (SIO1-SIO4)

Data is shifted in and out through the SIN/SOUT pins. The TM4161G\_4 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least 8 ns after SCLK rises. When loading data into the shift registers from the serial inputs in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.



## SOE

The serial output enable pin controls the impedance of the serial outputs, allowing multiplexing of more than one bank of TM4161G\_4 memories into the same external video circuitry. When SOE is at a logic low level, the SOUTs will be enabled and the proper data read out. When SOE is at a logic high level, the SOUTs will be disabled and be in the high-impedance state.

#### refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times. Important: If the shift registers have remained idle for a time period which exceeds the maximum SCLK high or SCLK low time, the dynamic clock circuits will lose charge. Under these conditions, the shift register clocks must be re-enabled by performing any transfer cycle before data can be shifted into or out of the shift registers.

## single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

Contact area for socketable devices: Nickel plate and solder plate on top of copper

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Voltage range on any pin except VDD and data out (see Note 1)	1.5 V to 10 V
Voltage range on VDD supply and data out with respect to VSS	– 1 V to 6 V
Short circuit output current	50 mA
Power dissipation	4 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	5°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		V <sub>DD</sub> + 0.3	V
VIL	Low-level input voltage (see Notes 2 and 3)	-0.6		0.8	V
<u>ΤΔ</u>	Operating free-air temperature	0		70	°C

- NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
  - 3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V; test conditions must comprehend this occurrence.
  - 4. See Application Report entitled "TMS4164A and TMS4416 Input Protection Diode." (MM4164A12)



# TM4161GW4, TM4161GY4 65,536 BY 4-BIT MULTIPORT VIDEO RAM MODULES

## electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

TEST CONDITIONS		TEGT CONDITIONS	TM4161G_4-15			TM4161G_4-20			UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	<u> </u>
Voн	High-level output voltage (DQ1-DQ4, SIO1-SIO4)	I <sub>OH</sub> = -5 mA	2.4			2.4			٧
VOL	Low-level output voltage (DQ1-DQ4, SIO1-SIO4)	I <sub>OL</sub> = 4.2 mA			0.4			0.4	٧
l <sub>l</sub>	Input current (leakage)	V <sub>I</sub> = 0 V to 5.8 V, V <sub>DD</sub> = 5 V, All other pins = 0 V			± 10			± 10	μΑ
ю	Output current (leakage) (DQ1-DQ4, SIO1-SIO4)	V <sub>O</sub> = 0.4 V to 5.5 V, V <sub>DD</sub> = 5 V			± 10			± 10	μΑ
I <sub>DD1</sub>	Average operating current during read or write cycle	t <sub>C(rd)</sub> = minimum cycle time, TR/QE low after RAS falls, <sup>‡</sup> SCLK and SIN low, SOE high, No load on DQ1-DQ4 and SIO1-SIO4		200	280		200	280	mA
IDD2 <sup>§</sup>	Standby current	After 1 RAS cycle, RAS and CAS high, SCLK and SIN low, SOE high, No load on DQ1-DQ4 and SIO1-SIO4		64	80		64	80	mA
I <sub>DD3</sub>	Average refresh current	t <sub>C(rd)</sub> = minimum cycle time, CAS high, RAS cycling, SCLK and SIN low, SOE high, TR/QE high, No load on DQ1-DQ4 and SIO1-SIO4		168	220		148	220	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>C(P)</sub> = minimum cycle time, RAS low, CAS cycling, TR/QE low after RAS falls, SCLK and SIN low, SOE high, No load on DQ1-DQ4 and SIO1-SIO4	•	180	220		160	220	mA
I <sub>DD5</sub>	Average shift register current (includes IDD2)	$\overline{RAS}$ and $\overline{CAS}$ high, $t_{C}(SCLK) = t_{C}(SCLK)$ min, No load on DQ1-DQ4 and SIO1-SIO4		120	160		120	160	mA
lDD6	Worst case average DRAM and shift register current	$\begin{array}{l} t_{C(rd)} = \mbox{minimum cycle time,} \\ t_{C(SCLK)} = \mbox{minimum cycle time,} \\ \hline TR/QE \mbox{low after RAS falls,} \\ \mbox{No load on DQ1-DQ4} \\ \mbox{and SIO1-SIO4} \end{array}$		340	380		320	360	mA

 $<sup>^{\</sup>dagger}All$  typical values are at  $T_A=25\,^{o}C$  and nominal supply voltages.  $^{\ddagger}See$  appropriate timing diagram.  $^{\S}V_{IL}>-0.6~V$ 



## capacitance over recommended supply voltage and operating free-air temperature range, f = 1 MHz

	PARAMETER	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	35	
C <sub>i(DQ)</sub>	Input capacitance, data inputs	20	
C <sub>i(R)</sub>	Input capacitance, RAS inputs	40	<u> </u>
C <sub>i(C)</sub>	Input capacitance, CAS inputs	10	
C <sub>i(W)</sub>	Input capacitance, write enable input	40	pF
C <sub>i(CK)</sub>	Input capacitance, serial clock	40	
C <sub>i</sub> (SIO)	Input capacitance, serial in/serial out	30	
C <sub>i(SOE)</sub>	Input capacitance, serial output enable	20	
C <sub>i(TR)</sub>	Input capacitance, register transfer input	20	
C <sub>o(Q)</sub>	Output capacitance, random-access data	30	

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_A = 25\,^{\circ}$ C and nominal supply voltages.

## switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

PARAMETER		TEAT COMPLETIONS	ALT.	TM4161G_4-15	TM4161G_4-20	UNIT
		TEST CONDITIONS†	SYMBOL	MIN MAX	MIN MAX	UNIT
t <sub>a</sub> (C)	Access time from CAS	C <sub>L</sub> = 100 pF	tCAC	100	135	
t <sub>a</sub> (QE)	Access time of Q from TR/QE low	C <sub>L</sub> = 100 pF		40	50	
<sup>t</sup> a(R)	Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF	tRAC	150	200	
t <sub>a</sub> (RSO)	SOUT access time from RAS high	C <sub>L</sub> = 30 pF		65	85	
t <sub>a</sub> (SOE)	Access time from SOE low to SOUT	C <sub>L</sub> = 30 pF		30	30	ns
t <sub>a</sub> (SO)	Access time from SCLK	C <sub>L</sub> = 30 pF	Ĭ	45	50	
t <sub>dis(CH)</sub> ‡	Q output disable time from CAS high	C <sub>L</sub> = 100 pF	tOFF	40	40	
t <sub>dis(QE)</sub> ‡	Q output disable time from $\overline{TR}/\overline{QE}$ high	C <sub>L</sub> = 100 pF		40	40	
t <sub>dis</sub> (SOE) <sup>‡</sup>	Serial output disable time from SOE high	C <sub>L</sub> = 30 pF		30	30	

<sup>†</sup>Figure 1 shows the load circuit.

<sup>&</sup>lt;sup>‡</sup>The maximum values for t<sub>dis(CH)</sub>, t<sub>dis(QE)</sub>, and t<sub>dis(SOE)</sub> define the time at which the output achieves the open circuit condition and are not referenced to V<sub>OH</sub> or V<sub>OL</sub>.

## TM4161GW4, TM4161GY4 65,536 BY 4-BIT MULTIPORT VIDEO RAM MODULES

## timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TM4161	G_4-15	TM4161G_4-20		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNII
t <sub>C</sub> (P)	Page-mode cycle time	t <sub>PC</sub>	160		225		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	240		315		ns
t <sub>c(W)</sub>	Write cycle time	tWC	240		315		ns
	Transfer write cycle time‡		240		315		ns
t <sub>c(TW)</sub>	Transfer read cycle time		240		315		ns
t <sub>c</sub> (SCLK)	Serial-clock cycle time	tscc	45	50,000	50	50,000	ns
tw(CH)	Pulse duration, CAS high (precharge time) §	tCP	50		80		ns
	Pulse duration, CAS low	tCAS	100	10,000	135	10,000	ns
tw(CL)	Pulse duration, RAS high (precharge time)	tRP	80		105		ns
tw(RH)	Pulse duration, RAS low	†RAS	150	10,000	200	10,000	ns
tw(NL)	Write pulse duration	tWP	45		45		ns
tw(CKL)	Pulse duration, SCLK low		10		10		ns
tw(CKH)	Pulse duration, SCLK high		12		12		ns
tw(QE)	TR/QE pulse duration low time (read cycle)		40		40		ns
t <sub>t</sub>	Transition times (rise and fall) RAS, CAS, and SCLK	tΤ	3	50	3	50	ns
t <sub>su(CA)</sub>	Column-address setup time	tASC	0		0		ns
t <sub>su(RA)</sub>	Row-address setup time	tASR	0		0		ns
t <sub>su(RW)</sub>	W setup time before RAS low with TR/QE low		0		0		ns
t <sub>su(D)</sub>	Data setup time	t <sub>DS</sub>	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	†RCS	0		0		ns
t <sub>su(WCL)</sub>	Early write-command setup time before CAS low	twcs	- 5		- 5		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	†CWL	40		60		ns
t <sub>su(WRH)</sub>	Write-command setup time before RAS high	tRWL	40		60		ns
t <sub>su</sub> (TR)	TR/QE setup time before RAS low		0		0		ns
tsu(SI)	Serial-data setup time before SCLK high		6		6		ns
th(SI)	Serial-data-in hold time after SCLK high		3		3		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	45		55		ns
th(RA)	Row-address hold time	<sup>t</sup> RAH	20		25		ns
th(RW)	W hold time after RAS low with TR/QE low		20		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	95		120		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DH	60		80		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	110		145		ns
th(WLD)	Data hold time after W low	<sup>t</sup> DH	45		55		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns

(Continued next page.)

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.



 $<sup>^{\</sup>dagger}$ All cycle times assume  $t_t$  = 5 ns except  $t_{c(SCLK)}$  which assumes  $t_t$  = 3 ns.

<sup>†</sup>Multiple transfer write cycles require separation by either a 500 ns RAS-precharge interval or any other active RAS-cycle.

<sup>§</sup>Page-mode only.

# timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

		ALT.	TM4161	IG_4-15	TM416	UNIT	
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
th(RHrd)	Read-command hold time after RAS high	tRRH	5		5		ns
th(CLW)	Write-command hold time after CAS low	tWCH	60		80		ns
th(RLW)	Write-command hold time after RAS low	tWCR	110		145		ns
th(RSO)	Serial-data-out hold time after RAS low with TR/QE low		30		30		ns
th(SO)	Serial-data-out hold time after SCLK high		8		8		ns
th(TR)	TR/QE hold time after RAS low (transfer)		20		20		ns
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
tCLQEH	Delay time, CAS low to QE high		100		135		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	100		135		ns
†CQE	Delay time, CAS low to QE low (maximum value specified only to guarantee ta(QE) access time)			60		85	ns
tRHSC	Delay time, RAS high to SCLK high		80	50,000	80	50,000	ns
tRLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	<sup>†</sup> RCD	25	50	30	65	ns
<sup>t</sup> CKRL	Delay time, SCLK high before  RAS low with TR/QE low ¶		10	50,000	10	50,000	ns
trf(MA)	Refresh time interval, memory array	tREF1		4		4	ms
trf(SR)	Refresh time interval, shift register#	tREF2		50,000		50,000	ns

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.

SCLK may be high or low during  $t_{W(RL)}$ , but there can not be any positive edge transitions on SCLK for a minimum of 10 ns prior to RAS going low with  $\overline{TR}/\overline{QE}$  low (i.e., before a transfer cycle).

#See "refresh" on page 7.

## PARAMETER MEASUREMENT INFORMATION







FIGURE 1. LOAD CIRCUIT














## page-mode write cycle timing



## TM4161GW4, TM4161GY4 65.536 BY 4-BIT MULTIPORT VIDEO RAM MODULES



## shift register to memory timing, serial input enabled



NOTES: 9. The shift register to memory cycle is used to transfer data from the shift registers to the memory array. Every one of the 256 locations in each shift register is written into the 256 columns of the selected row. Note that the data that was in the shift registers may have resulted, either from a serial shift in or from a parallel load of the shift registers from one of the memory array rows.

10. Random mode (Q outputs) remain in 3-state for the entire shift register to memory transfer cycle.

## memory to shift register timing · tw(RL) VIН **tRLCL** RAS VIL tRLCH VIH . CAS1 CAS4 $v_{\text{IL}}$ th(RLCA) th(CLCA) tsu(RA) -tsu(CA) VIH DON'T CARE ROW VIL $v_{\text{IH}}$ TR/QE $v_{\text{IL}}$ th(RW) ٧<sub>IH</sub> ۷<sub>IL</sub> ۷н DQ4 $v_{IL}$ - tRHSC → tCKRL

NOTES: 11. SOE assumed low.

**SCLK** 

SIO1-

**SIO4** 

12. SCLK may be high or low during tw(RL).

th(RSO)

**OLD SHIFT** 

**REG DATA** 

tw(CKH)

·a(SO)

13. The memory to shift register cycle is used to load the shift registers in parallel from the memory array. Every one of the 256 locations in each shift register are written into from the 256 columns of the selected row. Note that the data that is loaded into the shift registers may be either shifted out or written back into another row.

**NOT VALID** 

tw(CKL)

**NEW ROW** 

DATA

ta(RSO)


VIH

VIL

VoH

VOL


## serial data-in shift timing



NOTES: 14. While shifting data through the serial shift register, the state of TR/QE is a don't care as long as TR/QE is held high when RAS goes low. This is to avoid the initiation of a register to memory or memory to register data transfer operation.

## 15. During shift cycles SOE must be high to prevent serial data bus contention.


## serial data-out shift timing



NOTE 16: While shifting data through the serial shift register, the state of TR/QE is a don't care as long as TR/QE is held high when RAS goes low. This is to avoid the initiation of a register to memory or memory to register data transfer operation.


### **MECHANICAL DATA**

### 30-pin single-in-line Y package




NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

## 30-pin single-in-line W package



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

## TMS4161FML pinout drawing and pin nomenclature table



	PIN NOMENCLATURE							
A0-A7	Address Inputs	SIN	Serial Data In					
CAS	Column-Address Strobe	SOE	Serial Output Enable					
D	Random-Access	SOUT	Serial Data Out					
	Data In	TR/QE	Register Transfer/					
NC	No Connection		Q Output Enable					
a	Random-Access	$v_{DD}$	5-V Supply					
	Data Out	$v_{SS}$	Ground					
RAS	Row-Address Strobe	$\overline{w}$	Write Enable					
SCLK	Serial Data Clock							

## TI single-in-line package nomenclature

