

15W Stereo Class D Audio Power Amplifier

Features

- Supply Voltage is 4.5V ~ 24V
- Class D operation eliminates heat sink & reduce
 power supply requirement
- · 20,26, 32, 36, 4 steps gain setting
- 15W/ch into an 8W Loads at 10% THD+N from a 16-V supply
- 10W/ch into 8W Loads at 10% THD+N from a 12-V supply
- 30W into a 4W Mono Load at 10% THD+N from a 16-V Supply
- 90% Efficient Class-D Operation Eliminates Need for Heat Sinks
- External AGC function
- · Adjustable switch frequency
- Flow Through Pin Out Facilitates Easy Board Layout
- Robust Pin-to-Pin Short Circuit Protection and Thermal Protection with Auto Recovery Option
- Excellent THD+N / Pop-Free Performance
- Thermal and Over-Current Protections with Auto-Recovery option
- Dual Differential Inputs with MUX
- TSSOP-28P with thermal pad packages
- · QFN4x4-28B with thermal pad packages

General Description

The APA6003 is a stereo, high efficiency, Class-D audio amplifier available in TSSOP-28P and QFN4x4-28 pins packages.


The Class-D power amplifier has higher efficiency comparing to the tradition Class-AB power amplifier. The filter free Class-D architecture eliminates the external low pass filters. The internal gain setting can minimum the external component counts, and for the flexible application the gain can be set to 4-step 20, 26, 32, 36dB by gain control pins (GAIN0 and GAIN1). The AGC function protects speaker from being out of its power rating but keeps acceptable performance.

The integration of Class-D power amplifier is a best solution for power efficiency and lower the total BOM costs. The operating voltage is from 4.5V to 24V. The APA6003 power amplifiers are capable of driving 15 W at VDD=16V into 8Ω speaker, and provides thermal and over-current protections also can detection the DC that prevent to destroy the speaker voice coil.

Applications

- LCD Monitor
- Consumer Audio Equipment


Simplified Application Circuit




ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.




Pin Configuration





Ordering and Marking Information



Note : ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or CI does not exceed 900ppm by weight in homogeneous material and total of Br and CI does not exceed 1500ppm by weight).



Absolute Maximum Ratings (Note 1)

(Over operating free-air temperature range unless otherwise noted.)

Symbol	Parameter	Rating	Unit
V _{DD}	Supply Voltage	-0.3 to 30	
	Input Voltage (/S D, GAIN0 and GAIN1, MONO and /FLA G)	-0.3 to V _{DD} +0.3	v
VI	AGC	-0.3 to 6.3	v
	LINP, LINN, RINP, RINN	-0.3 to 6.3	
TJ	Maximum Junction Temperature	150	
T _{STG}	Storage Temperature Range	-65 to +150	°C
	Maximum Soldering Temperature Range, 10 seconds	260	
	PVDD > 15V	4.8	
RL	PVDD ? 15V	3.2	Ω
	MONO mode	3.2	
PD	Power Dissipation	Internally Limited	W

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics

Symbol	Parameter		Typical Value	Unit
	Thermal Resistance -Junction to Ambient ^(Note 2)			
θ」Α		TSSOP-28P	45	
		QFN4x4-28B	40	00 444
	Thermal Resistance -Junction to Case ^(Note 3)			°C /W
$\theta_{\rm JC}$		TSSOP-28P	8	
		QFN4x4-28B	7	

Note 2: θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. The exposed pad of TSSOP-28P is soldered directly on the PCB.

Note 3: The case temperature is measured at the center of the exposed pad on the underside of the TSSOP-28P package.

Recommended Operating Conditions

Symbol	Para	Min.	Max.	Unit	
V _{DD}	Supply Voltage		4.5	24	
M		SD	2.2	-	
V _{IH}	High Level Threshold Voltage	GAIN0, GAIN1, MONO	2.0	-	V
	Low Level Threshold Voltage	SD	-	0.8]
VIL		GAIN0, GAIN1, MONO	-	0.8	
TA	Ambient Temperature Range		-40	85	°C
TJ	Junction Temperature Range	-40	125	°C	
RL	Speaker Resistance		3.5	-	Ω



Electrical Characteristics

 $V_{_{DD}}\text{=}12\text{V},$ GND=0V, A $_{_{V}}\text{=}20\text{dB},$ T $_{_{A}}\text{=}25^{\circ}\text{C}$ (unless otherwise noted).

0	Damanatan	Test Os a lititar		APA6003		Unit
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	
V _{CLAMP}	Regulated voltage	I _O =2mA,V _{DD} =6~22V,T _J =-40°C ~125°C	4.5	5	5.5	V
Vo	Maximum Output Voltage Under AGC Control	V _{AGC} =1V, A _V =20dB	-	5.5	-	Vp
t _{DCDET}	DCP detect time	V _{RINP} =5V,V _{RINN} =0V	-	500	-	ms
T _{SD(ON)}	Shutdown Turn-On Time	/SD=2.2V	-	20	-	ms
T _{SD(OFF)}	Shutdown Turn-Off Time	/SD=0.8V	-	2	-	μs
I _{DD}	Quiescent Supply Current	No Load	-	17	35	mA
I _{SD}	Quiescent Supply Current in shutdown mode	/SD = 0V	-	180	250	μA
I _I	Input Current	/SD, GAIN0, GAIN1, MONO=12V	-	23	50	μA
Fosc	Internal Oscillator Frequency		-	300	-	kHz
R _{DSON}	Static Drain-Source On-State Resistance	I _L =0.5A	-	200	-	mΩ
		Gain0=0, Gain1=0	-	20	-	
٨	Gain	Gain0=1, Gain1=0	-	26	-	dB
A _V	Gain	Gain0=0, Gain1=1	-	32	-	
		Gain0=1, Gain1=1	-	36	-	1

Stereo Mode

 $V_{_{DD}}\text{=}12\text{V},$ GND=0V, $A_{_{V}}\text{=}20\text{dB},$ $T_{_{A}}\text{=}$ 25°C (unless otherwise noted).

Symphol	Deremeter	Test Conditions			APA	6003		
Symbol	Parameter			Min.	Тур.	Max.	Unit	
V _{DD} =19V, T _A =	25°C, A _v =20dB	•				-	·	
De	Output Dowor	V _{DD} =16V THD+N = 1%, F _{IN} = 1KHz,	$R_L = 8\Omega$	-	14	-	w	
Po	Output Power	V _{DD} =16V THD+N = 10%, F _{IN} = 1kHz	$R_L = 8\Omega$	-	17	-	vv	
THD+N	Total Harmonic Distortion Pulse Noise	V _{DD} =16V F _{IN} = 1kHz, P _O = 7.5W , R _L =	8Ω	-	0.05	-	%	
Crosstalk	Channel separation	$V_0=1Vrms$, $F_{IN} = 1kHz$, $A_V=2$	0dB	-	-90	-		
PSRR	Power Supply Rejection Ratio	$R_L=4\Omega$, input AC-Ground, F_{IN}	=1kHz	-	-70	-	dB	
SNR	Signal-to-noise ratio	Maximum output at THD+N<1%, FIN=1kHz, A _V =20dB, A-weighted		-	90	-	uв	
Att _{shutdown}	Shutdown Attenuation	$F_{IN} = 1 \text{kHz}, R_L = 8\Omega, V_{in} = 1 V_{PP}$		-	-100	-		
V _{os}	Offset Voltage	A _V =20dB		-	10	-	mV	
V _n	Noise Output Voltage	With A-weighted Filter (Av=2	0dB)	-	170	-	μV (rms)	



Stereo Mode

 $V_{_{DD}}$ =12V, GND=0V, A_v=20dB, T_A=25^\circ C (unless otherwise noted).

Symphol	Deremeter	Test Conditions			APA	6003	
Symbol	Parameter	Test conditions	i	Min.	Тур.	Max.	Unit
V_{DD} =12V, T_{A} =	25°C						
		V _{DD} =16 THD+N = 1%, F _{IN} = 1KHz	R _L = 4	-	28	-	
Po O	Output Power	V _{DD} =16 THD+N = 10%, F _{IN} = 1kHz,	R _L = 4	-	35	-	W
THD+N	Total Harmonic Distortion Pulse Noise	V_{DD} =16 F_{IN} = 1kHz, P _O = 6, R _L = 4 Ω	-	0.05	-	%	
PSRR	Power Supply Rejection Ratio	$R_L=4\Omega$, input AC-Ground, F_{IN}	⊫1kHz	-	-50	-	
SNR	Signal-to-noise ratio		Maximum output at THD+N<1%, FIN=1kHz, Ay=20dB, A-weighted			-	dB
Att _{shutdown}	Shutdown Attenuation	$F_{IN} = 1 \text{kHz}, R_L = 8\Omega, V_{in} = 1 \text{Vrms}$		-	-100	-	
V _{OS}	Offset Voltage	A _V =20dB		-	15	-	mV
Vn	Noise Output Voltage	Input AC ground, With A-weighted Filter (A _V =20dB)		-	150	-	μV (rms)

Mono Mode

 $V_{_{DD}}\text{=}12\text{V}\text{, GND=}0\text{V}\text{, }A_{_{V}}\text{=}20\text{dB}\text{, }T_{_{A}}\text{=}25^{\circ}\text{C}$ (unless otherwise noted).

V _{DD} =12V,T _A =	25°C	1	-			
Symbol	Parameter	Parameter Test Condition		APA6003		Unit
Symbol	Talameter	lest condition	Min.	Тур.	Max.	
Po	Output Power	$V_{DD}=16V$ THD+N = 1%, F _{IN} = 1KHz $R_L = 8$	-	8	-	w
FU	Output Power	$ \begin{array}{ c c c } V_{DD} = 16V \\ THD + N = 10\%, F_{IN} = 1KHz \end{array} \hspace{0.5cm} R_L = 8 \\ \end{array} $	-	9.5	-	vv
THD+N	Total Harmonic Distortion Pulse Noise	$V_{DD}=16V$ $F_{IN}=1kHz, P_{O}=6W, R_{L}=4\Omega$	-	0.05	-	%
Crosstalk	Channel separation	$V_0=1Vrms$, $F_{IN} = 1kHz$, $A_V=20dB$	-	-90	-	
PSRR	Power Supply Rejection Ratio	$R_L=4\Omega$, input AC-Ground, $F_{IN}=1kHz$	-	-70	-	dB
SNR	Signal-to-noise ratio	Maximum output at THD+N<1%, FIN=1kHz, A _v =20dB, A-weighted	-	90	-	
Attshutdown	Shutdown Attenuation	$F_{IN} = 1 \text{ kHz}, R_L = 8\Omega, V_{in} = 1 \text{ Vrms}$	-	-100	-	1
Vos	Offset Voltage	$V_{in} = 0V, A_V = 20dB$	-	10	-	mV
Vn	Noise Output Voltage	Input AC ground, With A-weighted Filter (A_V =20dB)	-	170	-	μV (rms




Pin Description

Pin				
N	0.		I/O/P	FUNCTION
TSSOP-28P	QFN4x4-28 B	Name		
1	5	LINPA	I	Positive audio input for left channel.
2	6	LINNA	l	Negative audio input for left channel.
3	7	LINP	I	Positive audio input for left channel.
4	8	LINN	l	Negative audio input for left channel.
5	9	GAIN0	Ι	Gain select least significant bit. TTL logic levels with compliance to AVDD.
6	10	GAIN1	I	Gain select least significant bit. TTL logic levels with compliance to AVDD.
7	11	AVDD	Р	Analog supply.
8	-	AGND	Р	Analog signal ground. Connect to the thermal pad.
9	12	VCLAMP	Ι	Regulated voltage, Nominal voltage is 5V.
10	13	AGC	I	AGC level adjust. Connect a resistor divider from VCLAMP to GND to set AGC. Connect directly to VCLAMP for no AGC.
11	14	RINN	Ι	Negative audio input for right channel.
12	15	RINP	Ι	Positive audio input for right channel.
13	16	RINNA	I	Negative audio input for right channel.
14	17	RINPA	l	Positive audio input for right channel.
15	18	SEL	I	Dual Differential Inputs control, SEL to low: INN / INP input, SEL to high : INNA / INNP input
16	19	MONO	Ι	Parallel BTL mode switch
17	20	RPVDD	Р	Power supply for right channel H-bridge. Right channel and left channel power supply inputs are connect internally.
18	21	RBSP	I	Bootstrap I/O for right channel, positive high-side FET.
19	22	ROUTP	0	Class-D H-bridge positive output for right channel.
20	23	ROUTN	0	Class-D H-bridge negative output for right channel.
21	24	RBSN	Ι	Bootstrap I/O for right channel, negative high-side FET.
22	26	LBSN	I	Bootstrap I/O for left channel, negative high-side FET.
23	27	LOUTN	0	Class-D H-bridge negative output for left channel.
24	28	LOUTP	0	Class-D H-bridge positive output for left channel.
25	1	LBSP	I	Bootstrap I/O for left channel, positive high-side FET.
26	2	LPVDD	Р	Power supply for left channel H-bridge. Right channel and left channel power supply inputs are connect internally.
27	3	/SD	Ι	Shutdown logic input for audio amp (Low=outputs disabled, High=output enabled) TTL logic levels with compliance to AVDD.
28	4	/FLAG	0	Open drain output used to display short circuit or dc detect fault status. Voltage compliant to AVDD. Short circuit faults can be set to auto-recovery by connecting /FLAG pin to /SD pin.
-	25	PGND	Р	Power ground for the H-bridges.
29(Thermal Pad)	29(Thermal Pad)	GND	Р	Power ground for the H-bridges.




Block Diagram





Typical Application Circuit



Rev. P.1 - Sep., 2015



AGC Gain Table

 $V_{_{DD}}$ =12V, $V_{_{GND}}$ =0V, $T_{_{A}}$ =25°C, No Load

	Gain=20dB	Gain=26dB	Gain=32dB	Gain=36dB
Step	dB	dB	dB	dB
1	20.15	26.15	32.15	36.15
2	19.65	25.65	31.65	35.65
3	19.15	25.15	31.15	35.15
4	18.65	24.65	30.65	34.65
5	18.15	24.15	30.15	34.15
6	17.65	23.65	29.65	33.65
7	17.15	23.15	29.15	33.15
8	16.65	22.65	28.65	32.65
9	16.15	22.15	28.15	32.15
10	15.65	21.65	27.65	31.65
11	15.15	21.15	27.15	31.15
12	14.65	20.65	26.65	30.65
13	14.15	20.15	26.15	30.15
14	13.65	19.65	25.65	29.65
15	13.15	19.15	25.15	29.15
16	12.65	18.65	24.65	28.65
17	12.15	18.15	24.15	28.15
18	11.65	17.65	23.65	27.65
19	11.15	17.15	23.15	27.15
20	10.65	16.65	22.65	26.65
21	10.15	16.15	22.15	26.15
22	9.65	15.65	21.65	25.65
23	9.15	15.15	21.15	25.15
24	8.65	14.65	20.65	24.65

Copyright © ANPEC Electronics Corp. Rev. P.1 - Sep., 2015 9

<u>www.anpec.com.tw</u>



AGC Gain Table


 $V_{_{DD}}$ =12V, $V_{_{GND}}$ =0V, $T_{_{A}}$ =25°C, No Load


	Gain=20dB	Gain=26dB	Gain=32dB	Gain=36dB
Step	dB	dB	dB	dB
25	8.15	14.15	20.15	24.15
26	7.15	13.15	19.15	23.15
27	6.15	12.15	18.15	22.15
28	5.15	11.15	17.15	21.15
29	4.15	10.15	16.15	20.15
30	3.15	9.15	15.15	19.15
31	2.15	8.15	14.15	18.15
32	0.15	6.15	12.15	16.15



Function Description

Class-D Operation





The APA6003 uses a modulation scheme that allows operation without the classic LC reconstruction filter when the amp is driving an inductive load. Each output is switching from 0 volts to the supply voltage. The V_{OUTP} and V_{OUTN} are in phase with each other with no input so that there is little or no current in the speaker. The duty cycle of V_{OUTP} is greater than 50% and V_{OUTN} is less than 50% for positive output voltages. The duty cycle of V_{OUTP} is greater than 50% for negative output voltages. The voltage across the load sits at 0V throughout most of the switching period,

reducing the switching current, which reduces any $\mathsf{I}^2\mathsf{R}$ losses in the load.

Gain Setting Operation

Gain1	Gain0	Gain	Input Impedance
0	0	20	60kΩ
0	1	26	30kΩ
1	0	32	15kΩ
1	1	36	9kΩ

Table 1 : The Gain Setting

The APA6003's gain can be set by GAIN0, GAIN1. The detail gain setting value is list at table 1.

Shutdown Operation

In order to reduce power consumption while not in use, the APA6003 contains a shutdown function to externally turn off the amplifier bias circuitry. This shutdown feature turns the amplifier off when logic low is placed on the SD pin for APA6003. The trigger point between a logic high and logic low level is typically 2.2V. It is best to switch between ground and the supply voltage VDD to provide maximum device performance. By switching the SD pin to low level, the amplifier enters a low-consumption- current state, IDD for APA6003 is in shutdown mode. On normal operating, APA6003's SD pin should pull to high level to keeping the IC out of the shutdown mode. The SD pin should be tied to a definite voltage to avoid unwanted state changes.

AGC Function Operation

The APA6003 provides the non-clipping Control, When the output reaches the maximum power setting value, the internal Programmable Gain Amplifier (PGA) will decrease the gain for prevent the output waveform clipping. Using the AGC pin to set the non-clipping function and limit the output power.

 V_{p} =5.6 x AGC voltage if AGC<2.5V

VCLAMP Supply

The VCLAMP is used to power the gates of the output full bridge transistors. It can also be used to supply the AGC voltage divider circuit. Add a 1μ F capacitor to ground at this pin.



Function Description (Cont.)

Stereo/mono switching Operation

APA6003 offers the feature of Stereo operation with two outputs of each channel connected directly. If the MONO pin (pin 14) is tied high, the positive and negative outputs of each channel (left and right) are synchronized and in phase. To operate in this mono mode, apply the input signal to the RIGHT input and place the speaker between the LEFT and RIGHT outputs. Connect the positive and negative output together for best efficiency.

Mono mode can increase more output power compare to the stereo mode single channel's output power.

DC Detect

When a DC signal applies to the input of APA6003 and the time excesses 500ms, the APA2621's DC detect fault will be reported on the FLAG pin as a low state. The DC Detect fault will also cause the amplifier to shutdown by changing the state of the outputs to Hi-Z. To clear the DC Detect it is necessary to cycle the PVDD supply. Cycling SD will NOT clear a DC detect fault.

A DC Detect Fault is issued when the output differential duty-cycle of either channel exceeds 12% for more than 500 msec at the same polarity. This feature protects the speaker from large DC currents or AC currents less than 2Hz. To avoid nuisance faults due to the DC detect circuit, hold the SD pin low at power-up until the signals at the inputs are stable. Also, take care to match the impedance seen at the positive and negative inputs to avoid nuisance DC detect faults.

Over-Circuit Protection

APA6003 has protection from over-current conditions caused by a short circuit on the output stage. The short circuit protection fault is reported on the FLAG pin as a low state. The amplifier outputs are switched to a Hi-Z state when the short circuit protection latch is engaged. The latch can be cleared by cycling the SD pin through the low state.

Connect FLAG to SD pin, the over current protection will be auto recovery.

Thermal Protection

Thermal protection on the APA6003 prevents damage to the device when the internal die temperature exceeds 150° C. There is a $\pm 15^{\circ}$ C tolerance on this trip point from device to device. Once the die temperature exceeds the thermal set point, the device enters into the shutdown state and the outputs are disabled. This is not a latched fault. The thermal fault is cleared once the temperature of the die is reduced by 15° C. The device begins normal operation at this point with no external system interaction. Thermal protection faults are NOT reported on the FLAG terminal.



Application Information

Input Resistance, R_i

Changing the gain setting can vary the input resistance of the amplifier from its smallest value, 9 k Ω ±20%, to the largest value, 60 k Ω ±20%. As a result, if a single capacitor is used in the input high-pass filter, the -3 dB or cutoff frequency may change when changing gain steps.

Input Capacitor, C_i

In the typical application, an input capacitor C_i is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case, C_i and the input impedance of the amplifier (R_i) form a high-pass filter with the corner frequency determined in Equation 1.

$$f_{C(hipass)} = \frac{1}{2\pi R_i C_i}$$
(1)

The value of C₁ is important, as it directly affects the bass (low-frequency) performance of the circuit. Consider the example where R₁ is 60 k Ω and the specification calls for a flat bass response down to 20 Hz. Equation 1 is reconfigured as Equation 2.

$$C_{i} = \frac{1}{2\pi R_{i} f_{c}}$$
(2)

In this example, C, is 0.13 µF; so, one would likely choose a value of 0.15 µF as this value is commonly used. If the gain is known and is constant, use R, from Table 1 to calculate C₁. A further consideration for this capacitor is the leakage path from the input source through the input network C, and the feedback network to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at V $_{_{\rm CLAMP}}/2,$ which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application. Additionally, lead-free solder can create dc offset voltages and it is important to ensure that boards are cleaned properly.

Power-Supply Decoupling Capacitor, C_s

The APA6003 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents the oscillations being caused by long lead length between the amplifier and the speaker. The optimum decoupling is achieved by using two different types of capacitors that target on different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalentseries-resistance (ESR) ceramic capacitor, typically 0. 1µF placed as close as possible to the device AVDD pin and 1µF placed to the LPVDD and RPVDD leads for works best. For filtering lower frequency noise signals, a large aluminum electrolytic capacitor of 220µF or greater placed near the audio power amplifier is recommended.

Output Low-Pass Filter

If the traces form APA6003 to speaker are short, it doesn't require output filter for FCC & CE standard.

A ferrite bead may need if it's failing the test for FCC or CE tested without the LC filter. The figure 2 is the sample for added ferrite bead; the ferrite show choosing high impedance in high frequency.




Figure 3. Ferrite Bead Output Filter



Application Information (Cont.)

Output Low-Pass Filter (cont.)

Figure 4 and Figure 5 are examples for added the LC filter (Butterworth), it's recommended for the situation that the trace form amplifier to speaker is too long, and needs to eliminate the radiated emission or EMI.




Figure 4. Typical LC Output Filter, Cutoff Frequency of 27 kHz, Speaker Impedance = 8Ω




Figure 5. Typical LC Output Filter, Cutoff Frequency of 27 kHz, Speaker Impedance = 4Ω

BSN and BSP Capactiors

The full H-bridge output stages use only NMOS transistors. Therefore, they require bootstrap capacitors for the high side of each output to turn on correctly. A 0. 22μ F ceramic capacitor, rated for at least 25 V, must be connected from each output to its corresponding bootstrap input. Specifically, one 0.22μ F capacitor must be connected from OUTP to BSP, and one 0.22μ F capacitor must be connected from OUTN to BSN.

The bootstrap capacitors connected between the BSP or BSN pins and corresponding output function as a floating power supply for the high-side N-channel power MOSFET gate drive circuitry. During each high-side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs turned on.

Layout Recommendation

The APA6003 can be used with a small, inexpensive ferrite bead output filter for most applications. However, since the Class-D switching edges are fast, it is necessary to take care when planning the layout of the printed circuit board. The following suggestions will help to meet EMC requirements.

1. The high frequency decoupling capacitors should be placed as close to the PVDD and AVDD terminals as possible. Large (100 μ F or greater) bulk power supply decoupling capacitors should be placed near the APA6003 on the LPVDD and RPVDD supplies. Local, high-frequency bypass capacitors should be placed as close to the PVDD pins as possible. These caps can be connected to the thermal pad directly for an excellent ground connection. Consider adding a small, good quality low ESR ceramic capacitor between 1000pF and 10nF and a larger mid-frequency cap of value between 0.1 μ F and 1 μ F also of good quality to the PVDD connections at each end of the chip.

2. Keep the current loop from each of the outputs through the ferrite bead and the small filter cap and back to PGND as small and tight as possible. The size of this current loop determines its effectiveness as an antenna.

3. Grounding - The AVDD (pin 7) decoupling capacitor should be grounded to analog ground (AGND). The PVDD decoupling capacitors should connect to PGND. Analog ground and power ground should be connected at the thermal pad, which should be used as a central ground connection or star ground for the APA6003.


4. Output filter - The ferrite EMI filter (Figure 3) should be placed as close to the output terminals as possible for the best EMI performance. The LC filter (Figure 4 and Figure 5) should be placed close to the outputs. The capacitors used in both the ferrite and LC filters should be grounded to power ground.




Application Information (Cont.)

Layout Recommendation (cont.)

5. Thermal Pad - The thermal pad must be soldered to the PCB for proper thermal performance and optimal reliability. The dimensions of the thermal pad and thermal land should be 6.46 mm by 2.35mm. Seven rows of solid vias (three vias per row, 0,3302 mm or 13 mils diameter) should be equally spaced underneath the thermal land. The vias should connect to a solid copper plane, either on an internal layer or on the bottom layer of the PCB. The vias must be solid vias, not thermal relief or webbed vias.



TSSOP-28P Land Pattern Recommendation




QFN4x4-28B Land Pattern Recommendation



Package Information

TSSOP-28P



S	TSSOP-28P					
SYMBOL	MILLIM	ETERS	INCHES			
0 L	MIN.	MAX.	MIN.	MAX.		
А		1.20		0.047		
A1	0.05	0.15	0.002	0.006		
A2	0.80	1.05	0.031	0.041		
b	0.19	0.30	0.007	0.012		
с	0.09	0.20	0.004	0.008		
D	9.60	9.80	0.378	0.386		
D1	4.50	6.00	0.177	0.236		
Е	6.20	6.60	0.244	0.260		
E1	4.30	4.50	0.169	0.177		
E2	2.50	3.50	0.098	0.138		
е	0.65	BSC	0.02	6 BSC		
L	0.45	0.75	0.018	0.030		
θ	0°	8°	0°	8°		

Note : 1. Followed from JEDEC MO-153 AET.

2. Dimension "D" does not include mold flash, protrusions

or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.


Dimension "E1" does not include inter-lead flash or protrusions.

Inter-lead flash and protrusions shall not exceed 10 mil per side.



Package Information


QFN4x4-28B



Ş	QFN4x4-28B				
S≻_∆во_	MILLIMETERS		INCHES		
P P	MIN.	MAX.	MIN.	MAX.	
А	0.80	1.00	0.031	0.039	
A1	0.00	0.05	0.000	0.002	
A3	0.20) REF	0.008 REF		
b	0.15	0.25	0.006	0.010	
D	3.90	4.10	0.154	0.161	
D2	2.50	2.80	0.098	0.110	
E	3.90	4.10	0.154	0.161	
E2	2.50	2.80	0.098	0.110	
е	0.4	BSC	0.01	6 BSC	
L	0.30	0.50	0.012	0.020	
к	0.20		0.008		
aaa	0	.08	0.	.003	



Carrier Tape & Reel Dimensions



Application	Α	Н	T1	С	d	D	W	E1	F
	330.0±2.00	50 MIN.	16.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	16.0±0.30	1.75±0.10	7.50±0.10
TSSOP-28P	P0	P1	P2	D0	D1	Т	A0	B0	K0
	4.00±0.10	12.00±0.10	2.00±0.10	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	6.9±0.20	10.20.±0.20	1.50±0.20
Application	Α	н	T1	С	d	D	w	E1	F
	330.0±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	5.5±0.05
QFN4x4-28B	P0	P1	P2	D0	D1	Т	A0	B0	K0
	4.0±0.10	8.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	4.30±0.20	4.30±0.20	1.30±0.20

(mm)


Devices Per Unit

Package Type	Unit	Quantity
TSSOP-28P	Tape & Reel	2000
QFN4x4-28B	Tape & Reel	3000




Taping Direction Information

TSSOP-28P




QFN4x4-28B





Classification Profile





Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly		
Preheat & Soak Temperature min (T_{smin}) Temperature max (T_{smax}) Time (T_{smin} to T_{smax}) (t_s)	100 °C 150 °C 60-120 seconds	150 ℃ 200 ℃ 60-120 seconds		
Average ramp-up rate (T _{smax} to T _P)	3 °C/second max.	3 °C/second max.		
Liquidous temperature (T_L) Time at liquidous (t_L)	183 °C 60-150 seconds	217 °C 60-150 seconds		
Peak package body Temperature (T _p)*	See Classification Temp in table 1	See Classification Temp in table 2		
Time $(t_P)^{**}$ within 5°C of the specified classification temperature (T_c)	20** seconds	30** seconds		
Average ramp-down rate (T_p to T_{smax})	6 °C/second max.	6 °C/second max.		
Time 25°C to peak temperature	6 minutes max.	8 minutes max.		
* Tolerance for peak profile Temperature (T _p) is defined as a supplier minimum and a user maximum. ** Tolerance for time at peak profile temperature (t _p) is defined as a supplier minimum and a user maximum.				

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ ³ 350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T _i =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
тст	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM≧2KV
MM	JESD-22, A115	VMM≧200V
Latch-Up	JESD 78	10ms, 1 _{tr} ≧100mA



Customer Service

Anpec Electronics Corp.

Head Office : No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan Tel : 886-3-5642000 Fax : 886-3-5642050

Taipei Branch : 2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan Tel : 886-2-2910-3838 Fax : 886-2-2917-3838