


FEATURES

- Complete floating point and integer processor chip set supports the ANSI/IEEE STD. 754 and DEC (F&G) formats. Intended for use with the B5100 SPARC FPC as part of a BIT SPARC B5000 based CPU.
- Functionally equivalent to the B3110A/B3120A except for the addition of a pin-fin heat sink and improved AC parameters.
- Four data formats
 - 64-bit floating point
 - 32-bit floating point
 - 64-bit integer (fixed point)
 - 32-bit integer (fixed point)
- Flowthrough architecture
 - 20 MFLOPS double precision multiply data rate
 - 40 MFLOPS double precision ALU data rate
 - 80 MIPS integer data rate
- Complete instruction set
 - Floating point instructions include:
 - Multiply, divide, square root, add, subtract, absolute value, negate, min/max, compare
 - Integer instructions include:
 - Multiply, add, subtract, boolean functions, shift and rotate
 - Conversion operations to/from all supported formats
- Three port architecture
 - Parity generation and checking
 - Scan paths through all registers
- Fast or wrapped underflow and overflow in IEEE mode
- Synchronous and asynchronous output enables for status flags and output ports
- ECL 10KH compatible interface
- 169-lead pin-grid-array package

DESCRIPTION

The B5110 floating point multiplier (FMPY) and B5120 floating point arithmetic logic unit (FALU) provide very high performance floating point and integer operations. Because they are fabricated with BIT's high performance VLSI process, the need for multiple pipeline stages normally associated with floating point processors can be eliminated. This architecture allows higher performance than can be attained with heavily pipelined floating point units, simplifying microcode and compiler code generation, system timing and control hardware. All floating point operations can be either single or double precision and are fully compatible with the IEEE standard 754 or DEC F and G formats. The floating point instruction set includes add, subtract, multiply, and conversion operations. In addition, floating point divide, square-root, minimum, maximum, and compare instructions are provided. All four IEEE rounding modes are supported.



The floating point chip set also has a large repertoire of 32- and 64-bit integer functions. A 64-bit integer ALU and barrel shifter provide very high performance for both 32- and 64-bit integer operations. Functions include add and subtract (with and without carry/borrow), negate, absolute value, all 16 boolean functions, rotate, logical shift, arithmetic shift, (32-bit) bit reverse, and rotate two concatenated 32-bit operands. Shifts and rotates use an internal register to define shift distance.

The three port architecture of the FMPY and FALU provides maximum performance. They FMPY provide 72-bit edge-triggered registers at the input ports and a 64-bit transparent latch or edge-triggered register on the output port. Individual clock enables are provided for both input registers and the output register. The output port can also be used as an input port to allow intermediate results to be passed between the FMPY and FALU. Thirteen status flags are provided (interrupt, negative, zero, overflow, underflow, invalid operation, inexact result, rounded up, not-a-number, denormalized input, divide by 0, carry and parity error).

Output enables can be either synchronous, asynchronous or both. The synchronous output enable option helps reduce bus conflicts.

Byte parity on each port is provided for increased system reliability. Built in test features include scan paths through all registers.

SIGNAL SUMMARY

Data			
Input	X[31..0], XP[3..0], Y[31..0], YP[3..0]	72	
Bidirectional	T[31..0], TP[3..0]	36	
Control			
Instruction	I[7..0]	8	
Flags	INT, PE, N, ZR, OV, UF, INX, INV, NaN, DEN	11	
Mode Select	DIVZ (FMPY only), CRY (FALU only), R/L1 (FALU only), R/L2, RESET	3	
Multiplexer Select	XSEL, YSEL (FALU only)	1	
Clock Enables	ZEN, XEN, YEN	3	
Output Enables	TSOEN, FSOEN	2	
Clocks	CK1, CK2, MSWSEL, MSWEN	4	
Scan Path			
Input	SMODE, SCK, SIN	3	
Output	SOUT/RND	1	
Power			
Logic Ground	VCC1	16	
Output Ground	VCC2	5	
5.2V	VEE	7	
Total			189

SIGNAL DESCRIPTION

DATA

X[31..0]	32-bit X input port
XP[3..0]	Byte parity bits corresponding to the X input port
Y[31..0]	32-bit Y input port
YP[3..0]	Byte parity bits corresponding to the Y input port
T[31..0]	32-bit T bidirectional port
TP[3..0]	Byte parity bits corresponding to the T bidirectional port

CONTROL

I[7..0]	8-bit instruction port. Determines the instruction executed by the floating point chip set.
INT	Interrupt flag; asserted if the appropriate bits are enabled in the interrupt enable register and the corresponding condition is true.
PE	Parity flag; asserted whenever a byte parity error is detected by on-chip circuitry at ports X, Y, or T.

N	Negative flag; asserted whenever a computation produces a result which has its most significant bit set.
ZR	Zero flag; asserted whenever a computation produces a result equal to zero.
OV	Overflow flag; this bit is set if the result of an operation is larger than the maximum representable normalized number in the chosen format.
UF	Underflow flag; this bit is set if the result of an operation is less than the minimum representable normalized number in the chosen format.
INX	Inexact flag; asserted whenever the result of a computation is not infinitely precise.
INV	Invalid operation flag; asserted whenever an operand is invalid for the operation to be performed.
NaN	Not a number flag; asserted whenever operands or the result of a computation has no numerical significance (IEEE), or a reserved operand (DEC).
SOUT/RND	The SOUT/RND pin normally outputs the rounded up flag (SMODE not asserted). Asserted when the magnitude of the infinitely precise result is less than the magnitude of the returned result. In scan I/O mode, scan data is output. The SOUT/RND pin is not affected by output enables.
DEN	Denormalized flag; asserted whenever one of the input operands is a denormalized number.
DIVZ (FMPY)	Divide by zero flag; asserted when a finite non-zero number is divided by zero.
CRY (FALU)	Carry flag; asserted during integer arithmetic operations whenever there is a carry out of the most significant result bit. For shift and rotate operations, set equal to the last bit shifted out.
R/L1, R/L2	Not applicable for the B5110/B5120. Both inputs must be tied to a 10KH high level. For latch mode operation see the B3110A/3120A.
RESET	Hardware reset. Asynchronously resets the mode, interrupt mask, flag and SC registers when asserted high.
XSEL	Input multiplexer select for register XA. Selects the X port when low. Selects the T port when high.
YSEL	Input multiplexer for operand port Y. Selects the Y port when low. Selects the Z result when high (FALU only). Clocked same as I0-7.
\overline{XEN}	Active low enable for CK1 at XA. Opcode register/latch is enabled if either XEN or YEN is true.
\overline{YEN}	Active low enable for CK1 at YA. Opcode register/latch is enabled if either XEN or YEN is true.
\overline{ZEN}	Active low enable for CK2 (the clock is always enabled for TSOEN and FSOEN).

■ SIGNAL DESCRIPTION (cont'd)

OUTPUT ENABLES

IOEN	Active low output enable for the T output port.
FOEN	Active low output enable for the flag port.
TSOEN	Synchronous active low output enable for the T port.
FSOEN	Synchronous active low output enable for the flag port.

CLOCKS

CK1	Input clock for the X and Y ports, the instruction port, and YSEL. In register mode, data is clocked on the rising edge of the clock.
CK2	Output clock for computation results, flags, and internal register writes. In register mode data is clocked on the rising edge of the clock.
MSWSEL	Multiplexer clock for output port T and clock for latch XC. Selects the most significant word of the T port and opens latch XC when high. For single precision operations, the 32-bit result in register Z will be selected, regardless of the state of MSWSEL.
MSWEN	Clock which opens the input demultiplexing latch on X and Y ports. Latches are transparent when high.


SCAN PATH

SMODE	Configures the on-chip registers in the scan path into a serial shift register when high. The RND flag is output on SOUT when the SMODE pin is low.
SCK	Clock which shifts data in the scan path. Ignored when SMODE is low, overrides CK1 and CK2 when SMODE is high. Rising edge triggered.
SIN	Input port to the scan path.
SOUT/RND	Scan path output when SMODE is asserted; otherwise RND flag (see flag description).

POWER

VCC1	Most positive supply voltage to internal circuitry. Usually ground.
VCC2	Most positive supply voltage to output circuitry. Usually ground.
VEE	Most negative supply.

■ BLOCK DIAGRAM



■ INSTRUCTION SET

The B5110/B5120 instruction set supports numeric intensive, bit manipulation and general purpose computing applications.

The instruction operation codes of the FMPY and FALU were encoded to allow the same 8-bit instruction stream (I[7..0]) to be sent to each device.

The FMPY performs four types of operations: multiply, divide, square root, and pass operand. The FALU performs all other operations.

Three instructions are provided to perform sum of product operations (MAC/DMAC, MACS/DMACS, SMAC/DSMAC) where the same instruction opcode is interpreted by the FMPY as a multiply and the FALU as an add or subtract.

FLAGS

The following rules apply towards the flag charts in the instruction description section.

An overflow condition will return infinity (or DEC reserved operand) if the wrapped overflow mode is reset. An overflow condition will return a wrapped number if the wrapped overflow mode is set, independent of the wrapped underflow mode.

If the wrapped underflow mode is reset, both the FMPY and FALU treat denormalized inputs as exact zeros. If the wrapped underflow mode is set, the FALU handles denormalized inputs directly, whereas the FMPY treats them as inexact zeros.

The following sections have been included:

- Instruction symbols
- Instruction set description

■ INSTRUCTION SYMBOLS

SYMBOL	DEFINITION
CRY	Carry
DEN	Denormalized number
DIVZ	Divide by 0
DP	64 bit floating point number
DX	Denormalized input X
DY	Denormalized input Y
E	Smallest magnitude normalized number
FALU	Floating point arithmetic logic unit
FMPY	Floating point multiplier
INF	Infinity
INV	Invalid
INX	Inexact
L	Long integer - 64 bits
M	Largest magnitude normalized number
N	Negative
n	User determined binary number
N/A	Not applicable
NaN	Not a number
NORM	Normalized number
OV	Overflow
Q	Quiet NaN
R	DEC reserved operand
RND	Rounded up
S	Signaling NaN
sb	Sticky bit
SP	32 bit floating point number
UF	Underflow
WRP	Wrapped number
ZR	Zero
√	Square root
/	Divide
•	Multiply
*	Indicates status flags are affected
	Concatenation
	Absolute value
{ . }	Items within braces are alternative items, one of them must be used

INSTRUCTION SET DESCRIPTION

FLOATING POINT ARITHMETIC INSTRUCTIONS														
MNEMONIC	OPCODE 7 6 5 4 3 2 1 0	FUNCTION	FLAGG AFFECTED											
DIV	0 0 0 0 0 0 0 0	XY	N/A	*	*	*	*	*	*	*	*			
DDIV	0 0 0 0 0 0 0 1	DP: XY	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N

Description: Floating Point Division.

Comments: In the tables below, the first entry represents the flag that is set, the second represents the returned result. When the FALU receives this opcode, it returns a zero result.

IEEE-WRAPPED UNDERFLOW MODE

Y OPERAND		X OPERAND					
		0	DEN	NORM	INF	Q	S
0		INV, NaN/Q	DIVZ/INF	DIVZ/INF	INF	NaN/Q	INV, NaN/Q
DEN		ZR/0	INV, NaN/Q	INX, DIVZ/INF	INF	NaN/Q	INV, NaN/Q
NORM		ZR/0	INX, ZR/0	OV/[WRP, INF, M] NORM UF/WRP	INF	NaN/Q	INV, NaN/Q
INF		ZR/0	ZR/0	ZR/0	INV, NaN/Q	NaN/Q	INV, NaN/Q
Q		NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q
S		INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q

DEC MODE

Y OPERAND		X OPERAND		
		0	NORM	R
0		INV/R	DIVZ/R	INV/R
NORM		ZR/0	OV/R NORM UF,ZR/0	INV/R
R		INV/R	INV/R	INV/R

IEEE-WRAPPED UNDERFLOW MODE DISABLED

Y OPERAND		X OPERAND					
		0	DEN	NORM	INF	Q	S
0		INV, NaN/Q	INV, NaN/Q	DIVZ/INF	INF	NaN/Q	INV, NaN/Q
DEN		INV, NaN/Q	INV, NaN/Q	DIVZ/INF	INF	NaN/Q	INV, NaN/Q
NORM		ZR/0	ZR/0	OV/[WRP, INF, M] NORM UF, [ZR]0, E]	INF	NaN/Q	INV, NaN/Q
INF		ZR/0	ZR/0	ZR/0	INV, NaN/Q	NaN/Q	INV, NaN/Q
Q		NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q
S		INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q

FLOATING POINT SQUARE ROOT INSTRUCTIONS														
MNEMONIC	OPCODE 7 6 5 4 3 2 1 0	FUNCTION	FLAGG AFFECTED											
SQRTX	0 0 0 0 0 0 1 0	\sqrt{x}	N/A	0	0	*	*	*	*	*	0	0	*	*
DSQRTX	0 0 0 0 0 0 1 1	DP: \sqrt{x}	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N

Description: Floating Point Square Root. The square root of operand X is returned.

Comments: The Y operand should not be changed during square root instructions. In the tables below, the first entry represents the flag that is set, the second represents the result returned to Z. When the FALU receives this opcode, it returns a zero result.

IEEE-WRAPPED UNDERFLOW MODE

Y OPERAND	Z RESULT
S	INV, NaN/Q
Q	NaN/Q
-INF	INV, NaN/Q
-NORM	INV, NaN/Q
-DEN	INV, NaN/Q
-0	ZR/-0
+0	ZR/+0
+DEN	INX, ZR/0
+NORM	+NORM
+INF	+INF

IEEE-WRAPPED UNDERFLOW MODE DISABLED

Y OPERAND	Z RESULT
S	INV, NaN/Q
Q	NaN/Q
-INF	INV, NaN/Q
-NORM	INV, NaN/Q
-DEN	ZR/-0
-0	ZR/-0
+0	ZR/+0
+DEN	ZR/+0
+NORM	+NORM
+INF	+INF

DEC MODE

Y OPERAND	Z RESULT
R	INV/R
+0	ZR/0
+NORM	+NORM
-NORM	INV/R

FLOATING POINT ARITHMETIC INSTRUCTIONS (cont'd)

MNEMONIC	OPCODE							FUNCTION	FLAGS AFFECTED												
	i_1	i_2	i_3	i_4	i_5	i_6	i_7		N/A	0	*	*	*	*	*	*	0	*	*		
MULTWX	0	0	0	0	0	1	0	0	WRAPPED X-Y												
DMULTWX	0	0	0	0	0	1	0	1	DP: WRAPPED X-Y	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N
MULTWY	0	0	0	0	0	1	1	0	X-WRAPPED Y												
DMULTWY	0	0	0	0	0	1	1	1	DP: X-WRAPPED Y												

Description: Floating Point Multiplication. The wrapped operand is multiplied by [X, Y].
Comments: The chip must have IEEE Underflow mode set to one, or underflows (wrapped outputs) will be set to zero. The wrapped multiply instructions assume that one of their operands is a wrapped underflow. They do not work on wrapped overflows. The result of WRAPPED X * WRAPPED Y is always too small to make a denormalized number, thus the result always underflows and no instruction is provided. The denormalized number flag will not be set if the wrapped number looks like a denormalized number. If the result is too small to return as a wrapped number, then the underflow and zero flags are raised, and inexact zero is returned. In the tables below, the first entry represents the flag that is set, the second represents the returned result. When the FALU receives this opcode, it returns a zero result.

IEEE-WRAPPED UNDERFLOW MODE

IEEE-WRAPPED UNDERFLOW MODE DISABLED

UNWRAPPED OPERAND	Z RESULT
0	ZR/0
DEN	INX, ZR/0
NORM	NORM UF/WRP ZR, UF/0 ¹
INF	INF
Q	NaN/Q
S	INV, NaN/Q

UNWRAPPED OPERAND	Z RESULT
0	ZR/0
DEN	ZR/0
NORM	NORM UF, [ZR]/[0, E]
INF	INF
Q	NaN/Q
S	INV, NaN/Q

Note¹: Double underflow--the result is too small to return a wrapped result.

MULT	0	0	0	0	1	0	0	0	X*Y												
DMULT	0	0	0	0	1	0	0	1	DP: X*Y	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N
MULTAY	0	0	0	0	1	0	1	0	X* Y												
DMULTAY	0	0	0	0	1	0	1	1	DP: X* Y												
MULTAX	0	0	0	0	1	1	0	0	X *Y												
DMULTAX	0	0	0	0	1	1	0	1	DP: X *Y												
MULTA	0	0	0	0	1	1	1	0	X*Y												
DMULTA	0	0	0	0	1	1	1	1	DP: X*Y												

N/A	0	*	*	*	*	*	*	*	*	0	*	*
CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	

Description: Floating Point Multiplication. [|X|, |Y|] represents the absolute value of [X, Y]; |X*Y| is the absolute value of the result.
Comments: In the tables below, the first entry represents the flag that is set, the second represents the returned result. When the FALU receives this opcode, it returns a zero result.

IEEE-WRAPPED UNDERFLOW MODE

DEC MODE

Y OPERAND	X OPERAND						
	0	DEN	NORM	INF	Q	S	
0	ZR/0	ZR/0	ZR/0	INV, NaN/Q	NaN/Q	INV, NaN/Q	
DEN	ZR/0	INX, ZR/0	INX, ZR/0	INF	NaN/Q	INV, NaN/Q	
NORM	ZR/0	INX, ZR/0	OV/[WRP, INF, M] NORM UF/WRP	INF	NaN/Q	INV, NaN/Q	
INF	INV, NaN/Q	INF	INF	INF	NaN/Q	INV, NaN/Q	
Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q	
S	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	

Y OPERAND	X OPERAND			
	0	NORM	R	
0	ZR/0	ZR/0	INV/R	
DEN	ZR/0	OV/R NORM ZR, UF/0	INV/R	
NORM	ZR/0	NORM ZR, UF/0	INV/R	
R	INV/R	INV/R	INV/R	

FLOATING POINT ARITHMETIC INSTRUCTIONS (cont'd)

MNEMONIC	OPCODE	FUNCTION	FLAGS AFFECTED
----------	--------	----------	----------------

X OPERAND IEEE-WRAPPED UNDERFLOW MODE DISABLED

Y OPERAND	0	1	2	3	4	5
0	ZR/0	ZR/0	ZR/0	ZR/0	INV, NaN/Q	NAN/Q
1	ZR/0	ZR/0	ZR/0	ZR/0	INV, NaN/Q	NAN/Q
2	ZR/0	ZR/0	OV(WRP, INF, M) NORM UF, [ZR]/O, E	INF	NAN/Q	INV, NaN/Q
3	INV, NaN/Q	INV, NaN/Q	INF	INF	NaN/Q	INV, NaN/Q
4	NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q
5	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q

MAC	0 0 0 1 0 0 1 0	X*Y, X+Y
DMAC	0 0 0 1 0 0 1 1	DP: X*Y, X+Y
MACS	0 0 0 1 0 1 0 0	X*Y, X-Y
DMACS	0 0 0 1 0 1 0 1	DP: X*Y, X-Y
SMAC	0 0 0 1 0 1 1 0	X*Y, Y-X
DSMAC	0 0 0 1 0 1 1 1	DP: X*Y, Y-X

FMPY

N/A	0	*	*	*	*	*	*	*	*	*	*	*
CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	

FALU

0	N/A	*	*	*	*	*	*	*	*	*	*	*
CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	

Description: Floating Point Multiply/Accumulate instruction. Multiplication is performed by the FMPY, whereas addition or subtraction is performed by the FALU.
Comments: These commands may be used as true multiply/accumulate instructions when the FALU and FMPY outputs are connected and the FALU XSEL and YSEL inputs are high. In this mode, the FMPY output is fed back as the FALU X operand and the FALU result is fed back as the Y operand. See the ADD and MULT instructions for details regarding the flags and operation result.

MIN	0 0 1 0 0 1 0 0	FLOATING POINT MIN
DMIN	0 0 1 0 0 1 0 1	DP: FLOATING POINT MIN
MAX	0 0 1 0 0 1 1 0	FLOATING POINT MAX
DMAX	0 0 1 0 0 1 1 1	DP: FLOATING POINT MAX

*	N/A	*	*	*	0	0	*	*	0	*	*
CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N

Description: These floating point instructions return the smaller of the two operands X and Y (MIN/DMIN) or larger (MAX, DMAX).
Comments: The carry flag is reset if X is returned, otherwise it is set. X is returned if X = Y, except that MAX/DMAX (-0, +0) = +0 and MIN/DMIN (+0, -0) = -0. The Invalid Op flag is set if either operand is a signaling NaN. If either operand is not-a-number, then the result is not-a-number. In IEEE wrapped underflow mode, a denormalized result is wrapped and the underflow flag is set. If either operand is a NaN, the carry flag is unspecified.

ABSX	0 0 1 0 1 0 0 0	X
DABSX	0 0 1 0 1 0 0 1	DP: X
NEGX	0 0 1 0 1 0 1 0	-X
DNEGX	0 0 1 0 1 0 1 1	DP: -X
PASSX	0 0 1 0 1 1 0 0	X
DPASSX	0 0 1 0 1 1 0 1	DP: X

*	N/A	0	*	*	0	0	*	*	0	*	*
CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N

Description: These single operand floating point instructions use the X operand input. PASSX/DPASSX returns X through the FALU. If X is denormalized and the wrapped underflow mode is reset, zero is returned, otherwise a wrapped result is returned.
Comments: PASSX/DPASSX with an infinite input sets CRY, otherwise CRY is reset. In IEEE wrapped underflow mode, the denormalized result is wrapped and the underflow flag is set.

ADD	0 0 1 1 0 0 0 0	X+Y
DADD	0 0 1 1 0 0 0 1	DP: X+Y
SUB	0 0 1 1 0 0 1 0	X-Y
DSUB	0 0 1 1 0 0 1 1	DP: X-Y
SUBX	0 0 1 1 0 1 0 0	Y-X
DSUBX	0 0 1 1 0 1 0 1	DP: Y-X
ADDA	0 0 1 1 1 0 0 0	X + Y
DADDA	0 0 1 1 1 0 0 1	DP: X + Y
SUBA	0 0 1 1 1 0 1 0	X - Y
DSUBA	0 0 1 1 1 0 1 1	DP: X - Y
SUBXA	0 0 1 1 1 1 0 0	Y - X
DSUBXA	0 0 1 1 1 1 0 1	DP: Y - X

0	N/A	*	*	*	*	*	*	*	*	*	*
CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N

Description: Floating point addition and subtraction. [|X|, |Y|] represents the absolute value of [X, Y].
Comments: When the sum of two operands with opposite signs (or the difference of two operands with like signs) is exactly zero, the result is +0 for all rounding modes except round to minus infinity, in which case, the result is -0. Note that (+0) + (+0) = (+0) - (-0) = +0 and (-0) + (-0) = (-0) - (+0) = -0 for all rounding modes. In the tables on the next page, the first entry represents the flag that is set, the second represents the result returned to Z.

FLOATING POINT ARITHMETIC INSTRUCTIONS (cont'd)

MNEMONIC	OPCODE	FUNCTION	FLAGS AFFECTED
----------	--------	----------	----------------

X OPERAND		IEEE-WRAPPED UNDERFLOW MODE				
Y OPERAND	Q	DEN	NORM	INF	O	S
Q	ZR/0	UF/WRP	NORM	INF	NAN/Q	INV, NaN/Q
DEN	UF/WRP	UF/WRP NORM	OV/[WRP, INF, M] NORM UF/WRP	INF	NAN/Q	INV, NaN/Q
NORM	NORM	OV/[WRP, INF, M] NORM UF/WRP	OV/[WRP, INF, M] NORM UF/WRP	INF	NaN/Q	INV, NaN/Q
INF	INF	INF	INF	INF ¹ INV, NaN/Q ¹	NaN/Q	INV, NaN/Q
O	NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q
S	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q

X OPERAND		DEC MODE	
Y OPERAND	Q	NORM	R
Q	ZR/0	NORM	INV/R
NORM	NORM	OV/R NORM ZR, UF/0	INV/R
R	INV/R	INV/R	INV/R

NOTE 1: (+INF) + (-INF) → NaN (+INF) + (+INF) → +INF
 (+INF) - (+INF) → NaN (-INF) + (-INF) → -INF
 (-INF) - (-INF) → NaN (+INF) - (-INF) → +INF
 (-INF) + (+INF) → NaN (-INF) - (+INF) → -INF

X OPERAND		IEEE-WRAPPED UNDERFLOW MODE DISABLED				
Y OPERAND	Q	DEN	NORM	INF	O	S
Q	ZR/0	ZR/0	NORM	INF	NAN/Q	INV, NaN/Q
DEN	ZR/0	ZR/0	NORM	INF	NAN/Q	INV, NaN/Q
NORM	NORM	NORM	OV/[WRP, INF, M] NORM UF, [ZR]/[0, E]	INF	NaN/Q	INV, NaN/Q
INF	INF	INF	INF	INF ¹ INV, NaN/Q ¹	NaN/Q	INV, NaN/Q
O	NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q
S	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q

FLOATING POINT SUPPORT INSTRUCTIONS

MNEMONIC	OPCODE	FUNCTION	FLAGS AFFECTED
----------	--------	----------	----------------

PASSXM	0 0 0 1 0 0 0 0	X	N/A 0 0 0 0 0 0 0 0 0 0 * *
DPASSXM	0 0 0 1 0 0 0 1	DP: X	CRY DIVZ DY DX NaN RND INX INV UF OV ZR N

Description: The X input is returned unmodified through the FMPY.
Comments: The zero and negative flags are set as if the result is a signed integer. The remaining flags are reset.

SCALE	0 0 1 0 0 0 0 0	EXPONENT X + Y	0 N/A 0 0 0 0 0 0 0 0 * * 0 *
DSCALE	0 0 1 0 0 0 0 1	DP: EXPONENT X + Y	CRY DIVZ DY DX NaN RND INX INV UF OV ZR N

Description: The integer input Y is added to the exponent of X. The sign and mantissa of X are passed unmodified.
Comments: Overflows and underflows always return a wrapped result regardless of the overflow or underflow mode. The least significant 8 bits (single precision) or 11 bits (double precision) of Y are interpreted as a two's complement integer. Other bits of Y are ignored.

MERGE	0 0 1 0 0 0 1 0	SIGN X EXPONENT Y MANTISSA X	0 N/A 0 0 0 0 0 0 0 0 * * 0 *
DMERGE	0 0 1 0 0 0 1 1	DP: SIGN X EXPONENT Y MANTISSA X	CRY DIVZ DY DX NaN RND INX INV UF OV ZR N

Description: The exponent field of Y is concatenated with the sign and mantissa field of X.
Comments: If a NaN or INF results, the overflow flag is set. If a denormalized number or zero results, the underflow flag is set. Use PASSX/DPASSX to check result type.

NORMX	0 0 1 0 1 1 1 0	NORMALIZE X	0 N/A 0 0 0 0 0 0 0 0 0 0 * 0
			CRY DIVZ DY DX NaN RND INX INV UF OV ZR N

Description: X is assumed to be a 32-bit unsigned positive integer. The leading one of X will be left shifted to the most significant bit position.
Comments: The shift count will be placed in the SC register and output as the result. The ZR flag is set if the input was zero.

FLOATING POINT SUPPORT INSTRUCTIONS

MNEMONIC	OPCODE								FUNCTION	FLAGS AFFECTED											
	I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀		CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N
CMPR	0	0	1	1	0	1	1	0	X, Y	*	N/A	*	*	*	0	0	*	0	0	*	*
DCMPR	0	0	1	1	0	1	1	1	DP: X, Y	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N
CMPRA	0	0	1	1	1	1	1	0	X , Y												
DCMPRA	0	0	1	1	1	1	1	1	DP: X , Y												

Description: Floating Point compare |X|, |Y| represents the absolute value of X, Y. The following values will be returned to the result based on the relative magnitude of operands X and Y.
Comments: Exactly one of CRY, N, ZR, or NaN will be set by compare. For example, if X = Y in round to minus infinity mode, -0 is returned, and the ZR flag is set, but the N flag is reset. If a compare is performed on a signaling NaN, the INV flag will be set.

When comparing ± INF and ±0, the following states occur:

Input	Flag	Output
X > Y	CRY	1
X < Y	N	-1
X = Y	ZR	0 (-0 in round to -INF mode)
X, Y NaN	NaN	NaN

Input		Flag	Output
X	Y		
±0	±0	ZR	0
+INF	+INF	ZR	0
+INF	-INF	CRY	1
-INF	+INF	N	-1
-INF	-INF	ZR	0

PASSn 0 1 0 0 n n n n X*16 + n

Description: X is logically left shifted four places and the four least significant bits of the opcode field are added to it.
Comments: Allows microcode to build constants on the datapath. PASSn does not change the flags. In this respect, it acts like a NOP.

SCREGR	0 1 0 1 0 0 0 0	SC register read
SCREGW	0 1 0 1 0 0 0 1	SC register write
FREGAR	0 1 0 1 0 0 1 0	FALU flag register read
FREGAW	0 1 0 1 0 0 1 1	FALU flag register write
FREGMR	0 1 0 1 1 0 1 0	FMPY flag register read
FREGMW	0 1 0 1 1 0 1 1	FMPY flag register write
IREGAR	0 1 0 1 0 1 0 0	FALU int register read
IREGAW	0 1 0 1 0 1 0 1	FALU int register write
IREGMR	0 1 0 1 1 1 0 0	FMPY int register read
IREGMW	0 1 0 1 1 1 0 1	FMPY int register write
MREGAR	0 1 0 1 0 1 1 0	FALU mode register read
MREGAW	0 1 0 1 0 1 1 1	FALU mode register write
MREGMR	0 1 0 1 1 1 1 0	FMPY mode register read
MREGMW	0 1 0 1 1 1 1 1	FMPY mode register write

Description: Register access instructions. SCREGx accesses the SC register (FALU only), FREGx accesses the flag register, IREGx accesses the interrupt enable register and MREGx accesses the mode register.

NOP 0 1 0 1 1 0 0 0 No operation

Description: All registers and flags remain unchanged. The result is unspecified.
Comments: Parity is checked during NOP's (and all unimplemented instructions).

CLRFLAG 0 1 0 1 1 0 0 1 Clear flag register

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N				

Description: The flag register is cleared, the SC (FALU only), interrupt enable and mode registers are unaffected.
Comments: If an interrupt has frozen the flag register (see freeze on interrupt mode), CLRFLAG will clear and unfreeze the register.

CONVERSION INSTRUCTIONS

MNEMONIC	OPCODE							FUNCTION	FLAGS AFFECTED											
	1	0	1	0	1	0	0		0	N/A	0	*	*	*	*	*	0	0	*	*
FCUI	0	1	1	0	0	0	0	SP→32-bit unsigned integer	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N
DFCUI	0	1	1	0	0	0	1	DP→32-bit unsigned integer												
FCSI	0	1	1	0	0	0	1	SP→32-bit signed integer												
DFCSI	0	1	1	0	0	0	1	DP→32-bit signed integer												
UICF	0	1	1	0	0	1	0	SP←32-bit unsigned integer												
UICDF	0	1	1	0	0	1	0	DP←32-bit unsigned integer												
SICF	0	1	1	0	0	1	1	SP←32-bit signed integer												
SICDF	0	1	1	0	0	1	1	DP←32-bit signed integer												
FCLUI	0	1	1	0	1	0	0	SP→64-bit unsigned integer												
DFCLUI	0	1	1	0	1	0	0	DP→64-bit unsigned integer												
FCLSI	0	1	1	0	1	0	1	SP→64-bit signed integer												
DFCLSI	0	1	1	0	1	0	1	DP→64-bit signed integer												
LUICF	0	1	1	0	1	1	0	SP←64-bit unsigned integer												
LUICDF	0	1	1	0	1	1	0	DP←64-bit unsigned integer												
LSICF	0	1	1	0	1	1	1	SP←64-bit signed integer												
LSICDF	0	1	1	0	1	1	1	DP←64-bit signed integer												
FCUIT	0	1	1	1	0	0	0	SP→32-bit unsigned integer (Rnd to 0)												
DFCUIT	0	1	1	1	0	0	0	DP→32-bit unsigned integer (Rnd to 0)												
FCSIT	0	1	1	1	0	0	1	SP→32-bit signed integer (Rnd to 0)												
DFCSIT	0	1	1	1	0	0	1	DP→32-bit signed integer (Rnd to 0)												
FCLUIT	0	1	1	1	1	0	0	SP→64-bit unsigned integer (Rnd to 0)												
DFCLUIT	0	1	1	1	1	0	0	DP→64-bit unsigned integer (Rnd to 0)												
FCLSIT	0	1	1	1	1	0	1	SP→64-bit signed integer (Rnd to 0)												
DFCLSIT	0	1	1	1	1	0	1	DP→64-bit signed integer (Rnd to 0)												

Description: Floating point to integer and integer to floating point conversion instructions. Input operand X is converted to the indicated format. All instructions follow the programmed rounding mode (see mode register), except the xxxT format instructions which always round toward zero.

Comments: When a floating point to integer conversion instruction overflows, the invalid operation flag is set and the result is either the most positive (for positive overflows) or the most negative (for negative overflows) integer. For example:

Input	32-bit	64-bit
32 bit signed result:	7FFFFFFF	80000000
64 bit signed result:	7FFFFFFFFFFFFFFF	8000000000000000
32 bit unsigned result:	FFFFFFFF	00000000
64 bit unsigned result:	FFFFFFFFFFFFFFF	0000000000000000

If a NaN is converted from floating point to an integer, the result is an overflow with the sign of the NaN.

Integer to floating point instructions can never set NaN flag.

WDMN	0	1	1	1	0	1	0	0	WRAPPED→DENORM	0	N/A	0	0	0	*	*	0	*	0	*	*
DWDMN	0	1	1	1	0	1	0	1	DP: WRAPPED→DENORM	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N

Description: The floating point FALU instruction will convert the wrapped X input to a denormalized number. Inexact and rounded up bits are used as additional inputs.

Comments: The underflow flag is set if the result is inexact. This corresponds to the IEEE specification which says that an underflow shall be signaled if a result is denormalized and inexact. The inexact and rounded-up flags are used as inputs to prevent a double rounding error. These flags must be set equal to the corresponding flags of the operation that produced the wrapped underflow. The rounding mode must also be the same as when the wrapped underflow was produced. The rounded up flag is unspecified after this operation. In normal operation, the inexact and rounded up flags are latched externally and written to FALU just before the WDMN/DWDMN instruction.

SDF	0	1	1	1	0	1	1	0	SP→DP	0	N/A	0	*	*	0	0	0	0	0	*	*
									CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	

Description: Floating point precision conversion instruction. Conversion is carried out on the X operand.

DSDF	0	1	1	1	0	1	1	1	DP→SP	*	N/A	0	*	*	*	*	*	*	*	*	*
									CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	

Description: Floating point precision conversion instruction. Conversion is carried out on the X operand.

Comments: The carry flag is set if a normalized double precision number is output as a single precision infinity. This will occur if overflows are not wrapped, or if the result is too large to be represented by a wrapped overflow. If a result underflows to the extent that it cannot be wrapped, zero is returned and the zero, underflow and inexact flags are set. Refer to ANS/IEEE STD. 754, section 7.3 (overflows) for additional information.

CONVERSION INSTRUCTIONS (cont'd)

MNEMONIC	OPCODE								FUNCTION	FLAGS AFFECTED																							
	7	6	5	4	3	2	1	0		CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N												
FFI	0	1	1	1	1	0	0														0	N/A	0	*	*	*	*	*	0	0	*	*	
DFFI	0	1	1	1	1	0	1														CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	
FFIT	0	1	1	1	1	1	0																										
DFFIT	0	1	1	1	1	1	1																										

Description: Floating point conversion instruction. The floating point number at the X operand input is rounded to an integral valued floating point number in the same format.
Comments: FFIT/DFFIT always rounds toward zero, regardless of the rounding mode. The INX flag will be set if the result is different from the input. The RND flag will be set if the magnitude of the result is greater than the magnitude of the input.

INTEGER ARITHMETIC INSTRUCTIONS

MNEMONIC	OPCODE								FUNCTION	FLAGS AFFECTED																						
	7	6	5	4	3	2	1	0		CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N											
IADD	1	1	1	0	0	0	0													*	N/A	0	0	0	0	0	0	0	0	*	*	*
LIADD	1	0	1	0	0	0	0	L:												CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	
ISUB	1	1	1	0	0	1	0																									
LISUB	1	0	1	0	0	1	0	L:																								
ISUBX	1	1	1	0	0	1	1																									
LISUBX	1	0	1	0	0	1	1	L:																								
IADDP	1	1	1	0	0	1	0																									
LIADDP	1	0	1	0	0	1	0	L:																								
ISUBM	1	1	1	0	0	0	0																									
LISUBM	1	0	1	0	0	0	0	L:																								
ISUBXM	1	1	1	0	0	0	1																									
LISUBXM	1	0	1	0	0	0	1	L:																								
IADDC	1	1	1	0	1	0	0																									
LIADDC	1	0	1	0	1	0	0	L:																								
ISUBC	1	1	1	0	1	0	0																									
LISUBC	1	0	1	0	1	0	0	L:																								
ISUBXC	1	1	1	0	1	0	1																									
LISUBXC	1	0	1	0	1	0	1	L:																								

Description: Integer addition and subtraction instructions.
Comments: The function of the carry input used for ISUBC, LISUBC, ISUBXC, LISUBXC can be changed with mode register bit <7> (borrow mode). See mode register section for additional information.

INEGC	1	1	1	0	1	0	1													*	N/A	0	0	0	0	0	0	0	0	*	*	*
LINEGC	1	0	1	0	1	0	1	L:												CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	
IABSX	1	1	1	0	1	1	1																									
LIABSX	1	0	1	0	1	1	1	L:																								
INEGX	1	1	1	0	0	1	1																									
LINEGX	1	0	1	0	0	1	1	L:																								

Description: Single operand integer arithmetic instructions.
Comments: The function of the carry input used for INEGC and LINEGC can be changed with mode register bit <7> (borrow mode). See mode register section for additional information.

ISMAX	1	1	0	0	0	0	1													*	N/A	0	0	0	0	0	0	0	0	*	*	*
LISMAX	1	0	0	0	0	0	1	L:												CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	
ISMIN	1	1	0	0	0	1	1																									
LISMIN	1	0	0	0	0	1	1	L:																								
IUMAX	1	1	0	0	1	0	1																									
LIUMAX	1	0	0	0	1	0	1	L:																								
IUMIN	1	1	0	0	1	1	0																									
LIUMIN	1	0	0	0	1	1	0	L:																								

Description: The larger of the two operands X and Y is returned (ISMAX/LISMAX, IUMAX/LIUMAX) or the smaller of the two operands is returned (ISMIN/LISMIN, IUMIN/LIUMIN).
Comments: Sign and zero flags are set based on returned result. The carry flag is reset if X is returned, otherwise it is set. X is returned if X = Y.

INTEGER ARITHMETIC INSTRUCTIONS (cont'd)

MNEMONIC	OPCODE 7 6 5 4 3 2 1 0	FUNCTION	FLAGS AFFECTED
IMULT	1 1 1 1 1 0 0 0	Unsigned X • Unsigned Y	IMULT
IMULTSX	1 1 1 1 1 0 0 1	Signed X • Unsigned Y	N/A 0 0 0 0 0 0 0 0 0 0 * *
IMULTSY	1 1 1 1 1 0 1 0	Unsigned X • Signed Y	CRY DIVZ DY DX NaN RND INX INV UF OV ZR N
IMULTS	1 1 1 1 1 0 1 1	Signed X • Signed Y	
IMULTH	1 1 1 1 1 1 0 0	Unsigned X • Unsigned Y	IMULTH
IMULTHSX	1 1 1 1 1 1 0 1	Signed X • Unsigned Y	N/A 0 0 0 0 0 0 0 0 0 0 * * *
IMULTHSY	1 1 1 1 1 1 1 0	Unsigned X • Signed Y	CRY DIVZ DY DX NaN RND INX INV UF OV ZR N
IMULTHS	1 1 1 1 1 1 1 1	Signed X • Signed Y	

Description: Integer multiplication instructions. IMULT returns a 64 bit result, whereas IMULTH returns the least significant 32 bits.

INTEGER BOOLEAN INSTRUCTIONS

MNEMONIC	OPCODE 7 6 5 4 3 2 1 0	FUNCTION	FLAGS AFFECTED
INAND	1 1 0 1 0 0 0 0	\bar{X} or \bar{Y}	0 N/A 0 0 0 0 0 0 0 0 0 0 * *
LINAND	1 0 0 1 0 0 0 0	L: \bar{X} or \bar{Y}	CRY DIVZ DY DX NaN RND INX INV UF OV ZR N
IORN	1 1 0 1 0 0 0 1	\bar{X} or Y	
LIORN	1 0 0 1 0 0 0 1	L: \bar{X} or Y	
IORNY	1 1 0 1 0 0 1 0	X or \bar{Y}	
LIORNY	1 0 0 1 0 0 1 0	L: X or \bar{Y}	
IOR	1 1 0 1 0 0 1 1	X or Y	
LIOR	1 0 0 1 0 0 1 1	L: X or Y	
IANDNY	1 1 0 1 0 1 0 0	X and \bar{Y}	
LIANDNY	1 0 0 1 0 1 0 0	L: X and \bar{Y}	
IAND	1 1 0 1 0 1 0 1	X and Y	
LIAND	1 0 0 1 0 1 0 1	L: X and Y	
INOR	1 1 0 1 0 1 1 0	\bar{X} and \bar{Y}	
LINOR	1 0 0 1 0 1 1 0	L: \bar{X} and \bar{Y}	
IANDNX	1 1 0 1 0 1 1 1	\bar{X} and Y	
LIANDNX	1 0 0 1 0 1 1 1	L: \bar{X} and Y	
IXNOR	1 1 0 1 1 1 1 0	X XNOR Y	
LIXNOR	1 0 0 1 1 1 1 0	L: X XNOR Y	
IXOR	1 1 0 1 1 1 1 1	X XOR Y	
LIXOR	1 0 0 1 1 1 1 1	L: X XOR Y	
ISET	1 1 0 1 1 0 0 0	Z = all ones	
LISET	1 0 0 1 1 0 0 0	L: Z = all ones	
INOTX	1 1 0 1 1 0 0 1	Z = \bar{X}	
LINOTX	1 0 0 1 1 0 0 1	L: Z = \bar{X}	
IPASSY	1 1 0 1 1 0 1 0	Z = Y	
LIPASSY	1 0 0 1 1 0 1 0	L: Z = Y	
IPASSX	1 1 0 1 1 0 1 1	Z = X	
LIPASSX	1 0 0 1 1 0 1 1	L: Z = X	
ICLR	1 1 0 1 1 1 0 0	Z = all zeros	
LICLR	1 0 0 1 1 1 0 0	L: Z = all zeros	
INOTY	1 1 0 1 1 1 0 1	Z = \bar{Y}	
LINOTY	1 0 0 1 1 1 0 1	L: Z = \bar{Y}	

Description: Boolean logic instructions.
Comments: Flags are set based on signed operands.

INTEGER SHIFT AND ROTATE INSTRUCTIONS

MNEMONIC	OPCODE 7 6 5 4 3 2 1 0	FUNCTION	FLAGS AFFECTED
----------	---------------------------	----------	----------------

LSS	1 1 1 1 0 0 0 0	Logical shift X w/sb	<table border="1" style="width: 100%; text-align: center;"> <tr> <td>*</td><td>N/A</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>*</td><td>*</td> </tr> <tr> <td>CRY</td><td>DIVZ</td><td>DY</td><td>DX</td><td>NaN</td><td>RND</td><td>INX</td><td>INV</td><td>UF</td><td>OV</td><td>ZR</td><td>N</td><td></td> </tr> </table>	*	N/A	0	0	0	0	0	0	0	0	0	*	*	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	
*	N/A	0	0	0	0	0	0	0	0	0	*	*																	
CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N																		
LLSS	1 0 1 1 0 0 0 0	L: Logical shift X w/sb																											
LS	1 1 1 1 0 0 0 1	Logical shift X																											
LLS	1 0 1 1 0 0 0 1	L: Logical shift X																											

Description: Integer shift instructions. The two's complement number in the SC register determines the shift. If SC > 0, then shift left by SC; if SC < 0, then shift right by -SC. If SC = 0, then no shift is performed. For LSS/LLSS right shifts, all bits of the result shifted out are ored with the least significant bit position of the result (i.e., sticky bit). Zeros are shifted in during right and left shifts.

Comments: Carry bit receives the last bit shifted out of the operand if SC ≠ 0. Flags are set based on a signed operand. The overflow flag is reset. Carry is reset if SC = 0.

AS	1 1 1 1 0 0 1 0	Arithmetic shift X	<table border="1" style="width: 100%; text-align: center;"> <tr> <td>*</td><td>N/A</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>*</td><td>*</td><td>*</td> </tr> <tr> <td>CRY</td><td>DIVZ</td><td>DY</td><td>DX</td><td>NaN</td><td>RND</td><td>INX</td><td>INV</td><td>UF</td><td>OV</td><td>ZR</td><td>N</td><td></td> </tr> </table>	*	N/A	0	0	0	0	0	0	0	0	*	*	*	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	
*	N/A	0	0	0	0	0	0	0	0	*	*	*																	
CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N																		
LAS	1 0 1 1 0 0 1 0	L: Arithmetic shift X																											

Description: Arithmetic shift instruction. The two's complement number in the SC register determines the shift. If SC > 0, then shift left by SC; if SC < 0, then shift right by -SC. If SC = 0, no shift is performed. For left shifts, zeros are shifted in. For right shifts, AS/LAS shifts in copies of the sign bit.

Comments: Carry bit receives the last bit shifted out of the operand if SC ≠ 0. Carry is reset if SC = 0. Flags are set based on a signed operand. Left AS/LAS shifts set the OV flag if any bits shifted out differ from the result sign.

ROTX	1 1 1 1 0 0 1 1	Rotate X	<table border="1" style="width: 100%; text-align: center;"> <tr> <td>*</td><td>N/A</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>*</td><td>*</td> </tr> <tr> <td>CRY</td><td>DIVZ</td><td>DY</td><td>DX</td><td>NaN</td><td>RND</td><td>INX</td><td>INV</td><td>UF</td><td>OV</td><td>ZR</td><td>N</td><td></td> </tr> </table>	*	N/A	0	0	0	0	0	0	0	0	*	*	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	
*	N/A	0	0	0	0	0	0	0	0	*	*																	
CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N																	
LROTX	1 0 1 1 0 0 1 1	L: Rotate X																										

Description: Rotate X by the signed two's complement number in the shift count (SC) register. If SC > 0, rotate left by SC. If SC < 0, rotate right by -SC. If SC = 0, no shift is performed. As bits are shifted out, they are used as shift inputs.

Comments: Carry gets the last bit wrapped from one end of the word to the other. Carry is reset if SC = 0.

ROTC	1 1 1 1 0 1 0 0	Rotate Y X	<table border="1" style="width: 100%; text-align: center;"> <tr> <td>*</td><td>N/A</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>*</td><td>*</td> </tr> <tr> <td>CRY</td><td>DIVZ</td><td>DY</td><td>DX</td><td>NaN</td><td>RND</td><td>INX</td><td>INV</td><td>UF</td><td>OV</td><td>ZR</td><td>N</td><td></td> </tr> </table>	*	N/A	0	0	0	0	0	0	0	0	*	*	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	
*	N/A	0	0	0	0	0	0	0	0	*	*																	
CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N																	
LROTC	1 0 1 1 0 1 0 0	L: Rotate Y X																										

Description: The 32 bit integers Y and X are concatenated and rotated by the signed two's complement number in the shift count register. Before the rotate operation, Y is in the most significant word position. If SC > 0, rotate left by SC. If SC < 0, rotate right by -SC. If SC = 0, no shift is performed. As bits are shifted out, they are used as shift inputs. LROTC returns all 64 bits of the the result. ROTC returns the least significant 32 bits of the result.

Comments: Carry gets the last bit wrapped from one end of the word to the other. Carry is reset if SC = 0.

BITR	1 1 1 1 0 1 0 1	Rotate bit reversed X X	<table border="1" style="width: 100%; text-align: center;"> <tr> <td>*</td><td>N/A</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>*</td><td>*</td> </tr> <tr> <td>CRY</td><td>DIVZ</td><td>DY</td><td>DX</td><td>NaN</td><td>RND</td><td>INX</td><td>INV</td><td>UF</td><td>OV</td><td>ZR</td><td>N</td><td></td> </tr> </table>	*	N/A	0	0	0	0	0	0	0	0	*	*	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	
*	N/A	0	0	0	0	0	0	0	0	*	*																	
CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N																	

Description: The 32 bit integer X is bit reversed and concatenated with a non-bit-reversed X (bit reverse is defined as X<0> → X<31>, X<1>→ X<30>, etc.). Before the rotate instruction, the non-bit-reversed operand X is in the least significant word position. If SC > 0, rotate left by SC. If SC < 0, rotate right by -SC. If SC = 0, no shift is performed. As bits are shifted out, they are used as shift inputs. After rotation, the least significant 32 bits are returned. To generate the bit reverse of X, set SC = 32.

Comments: Carry gets the last bit wrapped from one end of the word to the other. Carry is reset is SC = 0.

ADDSC	1 1 1 1 0 1 1 0	Z, SC ← X + SC	<table border="1" style="width: 100%; text-align: center;"> <tr> <td>*</td><td>N/A</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>*</td><td>*</td><td>*</td> </tr> <tr> <td>CRY</td><td>DIVZ</td><td>DY</td><td>DX</td><td>NaN</td><td>RND</td><td>INX</td><td>INV</td><td>UF</td><td>OV</td><td>ZR</td><td>N</td><td></td> </tr> </table>	*	N/A	0	0	0	0	0	0	0	0	*	*	*	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	
*	N/A	0	0	0	0	0	0	0	0	*	*	*																	
CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N																		
NEGSC	1 1 1 1 0 1 1 1	Z, SC ← -SC																											

Description: Integer SC register instructions. The 32-bit two's complement operand X is added to the SC register (ADDSC) or the SC register is negated (NEGSC).

Comments: Flags are effected based on signed operations. The new value of the SC register is returned. The operation of the CRY flag is affected by mode register bit <7> (borrow mode) for NEGSC.

0 0 0 1 1 0 x x	Reserved	0 0 0 1 1 1 x x	Not used
1 x 0 0 0 x 0 x	Reserved	1 x 0 0 1 x 0 x	Not used
1 x 0 0 0 x 1 1	Reserved	1 x 0 0 1 x 1 1	Not used
1 x 1 0 0 0 1 1	Reserved	0 0 1 0 1 1 1 1	Not used
1 x 1 0 1 1 1 0	Reserved	1 x 1 0 1 1 0 x	Not used
1 0 1 1 1 x x x	Reserved	1 0 1 1 0 1 0 1	Not used
		1 0 1 1 0 1 1 x	Not used

Note: Unused opcodes do not affect flags, but data results are undefined. BIT maintains the right to use reserve opcodes in future products.

■ RESET OPERATION

Use of the asynchronous hardware reset causes the following events to occur:

- All flags are cleared
- All interrupt enable bits are cleared (prevents interrupt flag from being set)
- The SC register is set to zero (FALU only)
- The Mode register is set to zero

Therefore after a reset the FMPY and FALU will be configured with the following operating modes:

- IEEE mode
- Freeze on interrupt mode disabled
- Parity is disabled
- Underflows and denormalized numbers are set to zero
- Overflows are set to infinity
- Round to nearest
- Borrow mode disabled
- The parity flag is not sticky

■ DATA PATH OPERATION

The FMPY and FALU provide two 36-bit input data ports (X, Y) and one 36-bit bidirectional data port (T). See the FMPY/FALU block diagrams. Data present at the T port is internally fed back to the X input multiplexer and may be selected with XSEL. In addition, the 64-bit Z result can be fed back to the Y input multiplexer (FALU only) and selected with YSEL. An operation which uses the Y feedback path must have the same precision as the operation which generated the feedback data.

XA and YA are configured as edge-triggered registers; data is loaded on the rising edge of CK1. \overline{XEN} enables XA to be loaded, and \overline{YEN} enables YA to be loaded. The operation of the instruction register is identical to that of XA and YA except that either \overline{XEN} or \overline{YEN} enable instructions to be loaded.

Z is also configured as an edge-triggered register. Data is loaded on the rising edge of CK2, and \overline{ZEN} enables Z. The enables \overline{XEN} , \overline{YEN} and \overline{ZEN} are latched internally, sampled on the rising edge of CK1, CK2. See timing diagrams for more information.

DOUBLE PRECISION OPERANDS

Transparent input latches XB and YB are used to store the most significant word of a double precision operand from ports X and Y. The latches are transparent when the MSWEN clock is high.

Double precision operand transfers to the FMPY/FALU consists of two steps. First, the most significant word is latched in XB/YB with MSWEN. The least significant word is then transferred through ports X and Y, concatenated with the contents of latches XB and YB, and then clocked in XA and YA with CK1.

Similarly, double precision operand transfers from the Z register/latch or T port will use XC to latch the most significant word. XC is transparent when MSWSEL is high. When MSWSEL is low, the least significant 36 bits of the result is output to the T port and fed back to the X input multiplexer. If XSEL is high, CK1 will clock the feedback operand into the XA register.

The full 64-bit result is clocked into the Z register with CK2. The output multiplexer then selects which half will appear at the T port. When MSWSEL is high, the most significant 36 bits of the result are output to the T port and are available at the X input multiplexer.

SINGLE PRECISION OPERANDS

Single precision operands are clocked directly into registers/latches XA and YA; latches XB/XC and YB are bypassed. The single precision result is always output to port T, regardless of the state of MSWSEL. Note that when a double precision operand is fed back to the Y input multiplexer (FALU only) and selected for a single precision instruction, only the least significant word will be used in the operation.

Y FEEDBACK PATH

Z result data can be fed back to the Y input multiplexer (FALU only). The input YSEL is clocked identically to I[7..0], then selects which data path will be used for the Y operand.

If the result of a single precision instruction is fed back along the Y feedback path and used as a double precision operand, the most significant 32 bits are undefined.

MULTICYCLE INSTRUCTIONS

There are several different possible operation times for the chip set. The B5000 FPU is designed around a 12.5nS cycle time. This implies that FALU operations take 2 cycles and multiplies take 3 cycles for single precision and 4 cycles for double precision. The clock enables, \overline{XEN} and \overline{YEN} , are used to disable CK1 during subsequent cycles of the multicycle operations. This ensures that the instruction and operands are valid through the entire multiple cycle operation.

CONTROL AND STATUS REGISTER DESCRIPTION

The FMPY and FALU each contain three registers which provide control and status information. Of the 4 hardware registers available (mode, flag, interrupt and SC) the B5000 architecture only uses the mode register (for setting the operating mode).

B511D	B512D
Flag Register	Flag Register
Interrupt Enable Register	Interrupt Enable Register
Mode Register	Mode Register
	Shift Count Register

The Flag register holds the state of the device for the most recent instruction. The Interrupt Enable register determines the conditions upon which an interrupt will be generated. The Mode register allows control of operating modes. In addition, the FALU contains a Shift Count register which is used for Rotate and Shift instructions.

Status and control register writes use the X port and reads use the T port. The value output during a write instruction depends on the particular register being referenced. The following table describes the possible output values.

REGISTER ACCESSED	VALUE OUTPUT
Flag Register	Old Contents
Interrupt Enable Register	Old Contents
Mode Register	Old Contents
Shift Count Register	New Contents

The mode register is loaded on the rising edge of CK2.

Unused/don't care bits in the FMPY are set to logic one. These bits in the FALU are set to logic zero.

FLAG REGISTER

22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
B3	B2	B1	B0	PT	PY	PX	dc	dc	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	N	PE	INT
MSB											LSB											

NOTE: dc is "don't care," these bits are not used

B3, B2, B1, B0 Parity Error Byte Location flags. When a parity error has been detected at any port, one or more of these bits will be active high to identify which bytes of the 32-bit word contained the error. B3 signifies the most significant byte and B0 signifies the least significant byte. These bits are shared between the MSW and LSW for double precision operations.

PT, PY, PX Parity Error Port Location flags. When a parity error has been detected, one or more of these bits will be active high to signal the ports at which the error has occurred. PT bit identifies the T bidirectional port, PY identifies the Y input port, and PX identifies the X input port.

CRY Carry flag. Floating point arithmetic operations usually reset the carry flag (except: min, max and compare).

DIVZ Divide by zero flag. Definition applies only to the FMPY. This bit is set for divides when a finite non-zero number is divided by zero.

DY, DX Denormalized input flags. During floating point operations, one or both of these bits will be set if a denormalized number was received on either input port. DY signals a denormalized Y input, and DX flags a denormalized X input. The bits are set without regard to mode register bits <0, 3>.

FLAG REGISTER (cont'd)

NaN Not a Number flag. Only valid for floating point operations, this bit indicates that an operand received on one of the two input ports or the result output was not a number. In IEEE mode, a signaling NaN input causes both the NaN flag and the invalid operation flag to be set. A quiet NaN causes only the NaN flag to be set. In both cases, the output will be a quiet NaN.

The sign of NaN's follow arithmetic conventions. For example, $-NaN$ multiplied by $+NaN = -NaN$. During square root operations, the sign of a NaN is the sign of the X input.

In DEC mode, reserved operands will set both the NaN and INV flags. A reserved operand is output, and the "value" of the output will be "-0." See DEC format section.

RND Rounded Up output flag. This bit will be set whenever the normalized or wrapped output has been rounded away from zero.

INX Inexact Result flag. This bit will be set whenever the output is not infinitely precise.

INV Invalid Operation flag. This bit is set when an input operand is invalid for the requested operation. In IEEE mode, the following conditions cause an Invalid Operation flag:

- 1) A signaling NaN on either input
- 2) Magnitude subtraction of infinities, i.e. $(+INF) + (-INF)$
- 3) Zero multiplied with infinity
- 4) Zero divided by zero or infinity divided by infinity
- 5) Square root of a negative number
- 6) Conversion of a floating point number to an integer format when the operand overflows the integer format or is not representable

In DEC mode, INV will be active for the following conditions:

- 1) Reserved operand on either input
- 2) Zero/zero
- 3) Square root of a negative number
- 4) Case (6) above

UF Underflow flag. This flag is set if the magnitude of the result of an operation is less than the minimum representable normalized number in the chosen format and not zero.

OV Overflow flag. This bit is set if the magnitude of the result of an operation is larger than the maximum representable normalized number in the chosen format.

ZR Zero flag. This bit is set if the integer result or the normalized floating point result is zero.

N Negative flag. This bit is set if the most significant bit of the result is set. Note that in IEEE mode, negative zero will set this flag.

PE Parity Error flag. If a parity error has been detected at register/latches XA or YA, this bit will be set. Parity errors will not be detected during flag register writes.

Odd parity is checked during every operation except flag register writes. Parity is checked on the bus even when the ports are disabled. Thus, parity checking can be performed for other devices attached to the bus which have no parity checking capability. Additionally, 8 bytes are always checked, even during single precision operations; the MSW latches should always be initialized with proper parity.

A parity error will occur if the parity bits plus the data word contain an even number of ones. An input of all zeros (data and parity) is a parity error.

INT Interrupt flag. This bit mirrors the hardware interrupt output. It will be set if one of the above conditions is true, the corresponding interrupt enable bit is set, and the IE bit is set in the Interrupt Enable register.

Access to the flag register is obtained by using the FREGx instructions. The flag port is a reflection of bits in the flag register.

The seven parity error status flags (bits <22..16>) are always "sticky." Once set they remain set until written as 0, the CLRFLAG instruction is executed, or the hardware reset is asserted. The parity error flag (PE) is also "sticky" if mode register bit eight (SP) is set.

Every arithmetic operation updates the flag register (unless the flag register is frozen). With the exception of the parity bits, each update will clear the existing bits and set them according to the current operation. Once frozen, the bits will be cleared by the CLRFLAG instruction, asserting the hardware reset pin, or writing zeros to the flag register.

INTERRUPT ENABLE REGISTER

13	12	11	10	9	8	7	6	5	4	3	2	1	0
CRY	DIVZ	dc	DEN	NaN	dc	INX	INV	UF	OV	ZR	N	PE	IE
MSB												LSB	

NOTE: dc is "don't care," these bits have no effect
1 = enable, 0 = disable

CRY Carry flag interrupt enable. Used only by the FALU, enables an interrupt to occur if the CRY flag is asserted. Don't care in the FMPY.

DIVZ Divide by zero flag interrupt enable. Used only by the FMPY, enables an interrupt to occur if the DIVZ flag is asserted. Don't care in the FALU.

DEN Denormalized number interrupt enable. Allows an interrupt if either of the denormalized number flags (DX, DY) are asserted.

NaN Not a Number flag interrupt enable.

INX Inexact result flag interrupt enable. In IEEE mode, allows an interrupt whenever the INX flag is asserted.

INV Invalid operation flag interrupt enable.

UF Underflow flag interrupt enable.

OV Overflow flag interrupt enable.

ZR Zero flag interrupt enable.

N Negative interrupt enable.

PE Parity Error interrupt enable.

IE Master Interrupt enable. Must be set to a logic one for an interrupt to be generated for any of the above conditions.

The interrupt enable register allows a user to determine which condition(s) will activate an interrupt. An interrupt will occur if one or more of the above conditions is true, at least one of the corresponding enable bits is set, and the master interrupt enable bit is set.

The interrupt enable bits will not prevent the flags from being set.

Access to the interrupt enable register is accomplished using the IREGx instructions.

MODE REGISTER

13-10	9	8	7	6	5	4	3	2	1	0	
Reserved	NA	SP	BM	R1	R0	IO	IU	IP	FF	ID	
MSB											LSB

1 = enable, 0 = disabled

R1	R0	ROUNDING MODE
0	0	Round to nearest
0	1	Round to zero
1	0	Round to - infinity
1	1	Round to + infinity

NA NaN format mode. The definition of a NaN is controlled by this bit and is indicated below: (The B5000 architecture sets this bit to a 1.)

	Sign	Exponent	Fraction	NaN Type	Returned NaN
bit 9 = 0	0/1	FF (DP = 7FF)	0xxx...	Quiet	0100...0
	0/1	FF (DP = 7FF)	1xxx...	Signal	0100...0
bit 9 = 1	0/1	FF (DP = 7FF)	1xxx...	Quiet	1100...0
	0/1	FF (DP = 7FF)	0xxx...	Signal	1100...0

Note: xxxx... ≠ 0 (see tables, next page)

SP Sticky Parity Flag mode. (Not used in B5000 architecture.) When SP = 1, the parity error flag (PE, bit <1> of the flag register) is sticky, once set it will remain set. When sticky, the parity flag can be reset by asserting the reset pin, executing the CLRFLAG instruction, or writing a zero to the parity error flag bit. This mode bit has no effect on bits <16..22> of the flag register.

BM Borrow mode. (Not used in B5000 architecture.) Only applies to the FALU, don't care for FMPY. When BM = 0, "normal" carry mode is used, i.e. the carry flag is set whenever there is a carry out of the FALU. When BM = 1, "DEC" carry mode is used, i.e. carry flag is set if a carry out of the FALU occurs during addition or if there is no carry (borrow) during subtraction.

R1, R0 Rounding mode. When in DEC mode R1, R0 should be set to 0,0. When in IEEE mode the rounding operation is determined by the following chart.

IO IEEE Overflow mode. (In the B5000 architecture this bit is set to 1.) When in IEEE mode, (ID = 0), IO = 1 causes overflows to be returned as wrapped numbers. If IO = 0, then overflows will be set to either infinity or the largest finite number, according to section 7.3 of the IEEE standard 754. When the ID = 1 (DEC mode), this bit should be zero.

IU IEEE Underflow mode. (In the B5000 architecture this bit is set to 1.) When in IEEE mode (ID = 0), IU = 1 causes underflows to be returned as wrapped numbers. If IU = 0, then underflows will be set to a properly signed zero and denormalized inputs will be flushed to zero. When the ID = 1 (DEC mode), this bit should be zero.

IP Ignore Parity. When IP = 0, parity will not be checked. The seven parity status flags (B3, B2, B1, B0, PT, PY, and PX) become state bits; they will retain the previous state until written with the flag register write instruction, CLR FLAG, or hardware reset. The new state will subsequently be retained.

PE will be cleared every cycle unless sticky (SP=1), or frozen (FF=1). Writing the flag register with the PE bit set will cause a parity error indication. This bit will be cleared on the following cycle unless sticky or frozen.

FF Freeze Flags on interrupt mode. (Not used in B5000 architecture.) When FF is asserted, the bits in the flag register will "freeze" (i.e. remain in their current state) once an interrupt has been generated. The flags will remain frozen until a CLRFLAG instruction is executed, the hardware reset pin is asserted, zeros are written to the flag register or interrupt enable register, or the FF bit is cleared. The flag pins reflect the flag register and will be frozen along with the flag register.

MODE REGISTER (cont'd)

- ID** IEEE/DEC mode. When this bit is asserted, the FMPY and FALU operate in DEC (F or G format) mode. When deasserted, or reset (ID=0) as it is in the B5000 architecture, IEEE mode is used.
- Reserved** During mode register write operations, zeros must be written to the reserved bits to retain compatibility with future versions of the floating point chip set.

Access to the Mode Register is accomplished through the use of the MREGx instructions. If the IO, IU or ID bits are modified, the following cycle must be extended 3 ns.

SHIFT COUNT REGISTER

The Shift Count register contains a 7 bit two's complement number which indicates the count and direction for a shift or rotate instruction. Accessing this register is accomplished using the SCREGx instructions which may either write bits <6..0> of the X port or read these same bits (sign extended to 32 bits) from the T port. Only the FALU contains this register.

If the shift count register contains a value greater than zero for a shift or rotate instruction, a shift/rotate left of SC bits will be performed. If the value is zero, no shift or rotate will occur, and if the value is less than zero a right shift/rotate of -SC will be performed.


FIXED POINT FORMATS (INTEGER)

32 bit 2's complement fixed point format.



Sign Bit

64 bit 2's complement fixed point format.




MSB



Sign Bit

IEEE FLOATING POINT FORMAT

IEEE Standard 754-1985 binary floating point arithmetic single and double precision basic formats are supported by the FMPY and FALU. Extended formats are NOT supported. The floating point data word is made up of three parts: sign bit, biased exponent and fraction. See the IEEE Std. 754 for additional information.



Where s = sign bit
e = biased exponent
f = fraction

The value of the floating point word is determined by the following tables.

Single Precision (mode <9> = 0)

Sign (s)	Exponent (e)	Fraction (f)	Interpretation
0/1	255	≠ 0, msb = 1	S
0/1	255	≠ 0, msb = 0	Q
0	255	0	+INF
1	255	0	- INF
0/1	1-254	f	$(-1)^s \cdot 1.f \cdot 2^{e-127}$
0/1	0	≠ 0	DEN
0	0	0	+0
1	0	0	- 0

Double Precision (mode <9> = 0)

Sign (s)	Exponent (e)	Fraction (f)	Interpretation
0/1	2047	≠ 0, msb = 1	S
0/1	2047	≠ 0, msb = 0	Q
0	2047	0	+INF
1	2047	0	- INF
0/1	1-2046	f	$(-1)^s \cdot 1.f \cdot 2^{e-1023}$
0/1	0	≠ 0	DEN
0	0	0	+0
1	0	0	- 0

ROUNDING

The FMPY and FALU support all four IEEE-754 rounding modes. The rounding process will take a number and, if necessary, modify it to fit in the destination format. The destination format can be single/double precision floating point or single/double precision fixed point.

IEEE FLOATING POINT FORMAT (cont'd)

Round to Nearest

This mode will round the infinitely precise result to the nearest representable value that fits in the destination format. Results that are halfway in between two representable values will be rounded toward the even result (result with LSB = 0 is delivered). This rounding mode is statistically unbiased because over a large number of random numbers half will be rounded up and half rounded down.

Round toward Zero

This mode will round the result to the closest representation whose magnitude is less than or equal to the infinitely precise result. Round to zero truncates all bits less significant than the destination fractions LSB.

Round toward Plus Infinity

This mode will round the result to the closest representation, which is no less than the infinitely precise result. If the prerounded result is greater than the maximum representable normalized number, the result is rounded to plus infinity and the overflow flag is set.

Round toward Minus Infinity

This mode will round the result to the closest representation, which is no greater than the infinitely precise result. If the prerounded result is less than the minimum representable number, the result is rounded to minus infinity and the overflow flag is set.

OVERFLOWS AND UNDERFLOWS (WRAPPED MODE DISABLED)

The result of an operation which overflows or underflows when the wrapped mode is disabled, depends on the sign of the result and the rounding mode. The tables below illustrate the possible results.

Overflows

ROUNDING MODE	-OV	+OV
Round to nearest	- INF	+ INF
Round to zero	- M	+ M
Round to - infinity	- INF	+ M
Round to + infinity	- M	+ INF

Where M is the largest normalized number.

Underflows

ROUNDING MODE	-UF	+UF
Round to nearest	- 0	+ 0
Round to zero	- 0	+ 0
Round to - infinity	- E	+ 0
Round to + infinity	- 0	+ E

Where E is the smallest normalized number.

DEC (VAX) FLOATING POINT FORMAT

The floating point ALU and Multiplier support the DEC F and G floating point formats. The DEC D and H formats are not supported. DEC floating point arithmetic is very similar to IEEE 754 arithmetic, but does not contain all of the special cases and operands that are defined in the IEEE specification. The F format corresponds to single precision IEEE, while the G format corresponds to double precision. For complete information on DEC format floating point arithmetic, see the VAX Architecture Handbook from Digital Equipment Corporation.

Format	MSB		LSB
	s	e	f
F	1	8	23
G	(1)	(11)	(52)

Where s = sign bit
e = biased exponent
f = fraction

The value of the floating point word is determined by the following tables.

F Format

Sign (s)	Exponent (e)	Fraction (f)	Interpretation
0	0	0	0
0	0	≠ 0	"dirty" zero
1	0	any	R
0/1	1-255	any	$(-1)^s \cdot 0.1f \cdot 2^{e-126}$

G Format

Sign (s)	Exponent (e)	Fraction (f)	Interpretation
0	0	0	0
0	0	≠ 0	"dirty" zero
1	0	any	R
0/1	1-2047	any	$(-1)^s \cdot 0.1f \cdot 2^{e-1024}$

The DEC F and G format sign, exponent, and fraction field widths are the same as their IEEE format counterparts, and both IEEE and DEC formats use a "hidden" bit to increase the resolution of their mantissas. The DEC "hidden" bit, however, is to the right of the binary point, while the IEEE "hidden" bit is to the left. Furthermore, the exponent biases of the two standards differ, leading to different representable number ranges.

Normalized Number Range

	Minimum	Maximum
IEEE Single	2^{-126}	$2^{127} \cdot (2 - 2^{-23})$
DEC F	2^{-126}	$2^{126} \cdot (2 - 2^{-23})$
IEEE Double	2^{-1022}	$2^{1023} \cdot (2 - 2^{-52})$
DEC G	2^{-1024}	$2^{1022} \cdot (2 - 2^{-52})$

Another difference is that the DEC formats lack denormalized numbers and does not have separate representations for positive and negative zero. A number with a sign of zero, an exponent of zero, and a nonzero mantissa is considered to be a "dirty" zero. On input, "dirty" zeros are treated exactly the same as the normal zero (except that "dirty" zeros cause the denormalized input flag to be raised), but they are never returned as a result.

DEC reserved operands are similar to IEEE signaling NaNs. When they are used as an operand, the invalid operation flag is raised and a reserved operand is returned as the result. Reserved operands are also output whenever an invalid operation (such as division by zero) or overflow occurs. DEC specifies that when a reserved operand is encountered, the destination register should not be changed. It is up to the user to ensure that this happens. Underflows raise the underflow flag and return a result of zero.

ROUNDING

DEC format arithmetic always rounds the infinitely precise result in the same way; there is no choice of rounding modes. The infinitely precise result is rounded to the nearest representable number. If two representable numbers are equally close to the infinitely precise result, then the one with the larger magnitude is chosen. This is thus slightly different from the IEEE round to nearest mode.


WORD ORDER

The VAX uses different word ordering for integer and floating point numbers. This ordering is NOT supported by the FALU and the FMPY. The distinction is important if the same data path is to be used for VAX compatible integer and floating point operations and conversions. The word order of either the floating point or the integer operands will have to be explicitly swapped before the operands are stored in memory. Single precision numbers can be rotated by 16 bit positions. Double precision numbers need their high and low words swapped and each rotated by 16 bit positions.


VAX 32 bit integer:




VAX F floating:




BIT F floating:





VAX 64 bit integer:





MSB



VAX G floating:



BIT G floating:



MODE REGISTER

To implement DEC format arithmetic the following mode register bits must be set/reset.

Bit	Value	Name
0	1	IEEE/DEC Format
3	0	IEEE Underflow mode
4	0	IEEE Overflow mode
5	0	IEEE Rounding mode
6	0	IEEE Rounding mode
7	1	Borrow mode (Borrow mode is only required if integer arithmetic will be used.)

SCAN PATH ORDER

In Scan mode, data is transferred serially into the internal registers through SIN and out of the registers through SOUT on rising edges of SCK. The scan path operates as a first-in-first-out serial shift. The following diagram illustrates the order in which data is transferred.

FMULT:

- SCANIN →
- FSOEN
- Z₆₃ → Z₃₁...Z₃₂ → Z₀
- TSOEN
- X₃₂ → X₀...X₃₉ → X₇
- XP₄ → XP₀
- X₄₀ → X₈...X₄₇ → X₁₅
- XP₅ → XP₁
- X₄₈ → X₁₆...X₅₅ → X₂₃
- XP₆ → XP₂
- X₅₆ → X₂₄...X₆₃ → X₃₁
- XP₇ → XP₃

SINGLE

- TPAR
- Y₃₂ → Y₀...Y₃₉ → Y₇
- YP₄ → YP₀
- Y₄₀ → Y₈...Y₄₇ → Y₁₅
- YP₅ → YP₁
- Y₄₈ → Y₁₆...Y₅₅ → Y₂₃
- YP₆ → YP₂
- Y₅₆ → Y₂₄...Y₆₃ → Y₃₁
- YP₇ → YP₃

- I₀ ... I₇
- MODE₀ ... MODE₆
- MODE₈ ... MODE₉
- INTEN₀ ... INTEN₇
- INTEN₉
- INTEN₁₀
- INTEN₁₂
- FLAG₁ ... FLAG₇
- FLAG₉ ... FLAG₁₂
- FLAG₁₆ ... FLAG₂₂
- FLAG₈
- SCANOUT

FALU:

- SCANIN →
- FSOEN
- Z₆₃ → Z₃₁...Z₃₂ → Z₀
- TSOEN
- X₃₂ → X₀...X₃₉ → X₇
- XP₄ → XP₀
- X₄₀ → X₈...X₄₇ → X₁₅
- XP₅ → XP₁
- X₄₈ → X₁₆...X₅₅ → X₂₃
- XP₆ → XP₂
- X₅₆ → X₂₄...X₆₃ → X₃₁
- XP₇ → XP₃

SINGLE

- TPAR
- YSEL
- Y₃₂ → Y₀...Y₃₉ → Y₇
- YP₄ → YP₀
- Y₄₀ → Y₈...Y₄₇ → Y₁₅
- YP₅ → YP₁
- Y₄₈ → Y₁₆...Y₅₅ → Y₂₃
- YP₆ → YP₂
- Y₅₆ → Y₂₄...Y₆₃ → Y₃₁
- YP₇ → YP₃

- I₀ ... I₇
- MODE₀ ... MODE₉
- INTEN₀ ... INTEN₇
- INTEN₉
- INTEN₁₀
- INTEN₁₃
- SC₀ ... SC₆
- FLAG₁ ... FLAG₇
- FLAG₉ ... FLAG₁₁
- FLAG₁₃
- FLAG₁₆ ... FLAG₂₂
- FLAG₈
- SCANOUT

NOTE: Z₆₃ → Z₃₁ ... Z₃₂ → Z₀ Indicates the pattern
Z₆₃ → Z₃₁ → Z₆₂ → Z₃₀...Z₃₂ → Z₀

NOTE: There is a separate parity bit (total of 8 parity bits each) for each byte in registers XA and YA.

NOTE: FLAG₈ (RND) is out of sequence in the scan path because the RND pin has been chosen to serve dual purpose as the SCANOUT pin. SINGLE indicates whether the current result is single precision (logic one) or double precision (logic zero) and is used to disable the output multiplexer during single precision outputs. TPAR indicates the state of the XSEL pin as of the last CK1 rising edge transition, and is used to determine the value of the PT and PX flags after a X register parity error.

■ SPECIFICATIONS

Absolute Maximum Ratings

Permanent damage may occur if any one absolute maximum rating is exceeded. Functional operation is not implied and device reliability may be impaired by exposure to higher than recommended operating and test conditions for extended periods of time.

Parameter	Symbol	Value		Units
		With heatsink	Without heatsink	
Supply Voltage ($V_{CC} = 0$)	V_{EE}	-7.0 to 0	-7.0 to 0	V_{DC}
Input Voltage ($V_{CC} = 0$)	V_{EE}	V_{EE} to 0	V_{EE} to 0	V_{DC}
Output Source Current Continuous	I_{OC}	30	30	mAdc
Surge	I_{OS}	100	100	mAdc
Maximum Storage Temperature	T_{ST}	125	150	$^{\circ}C$
Maximum Junction Temperature	T_J	135	225	$^{\circ}C$

Recommended Operating and Test Conditions

The following environmental conditions pertain to guaranteed DC and switching characteristics. These conditions should not be exceeded during normal operation.

Parameter	Symbol	Value			Units
		Min	Nom	Max	
Supply Voltage ($V_{CC} = 0$)	V_{EE}	-5.46	-5.20	-4.94	V_{DC}
Output Termination to -2.0 V	R_T		50		Ω
Operating Junction Temp (B5110)	T_{JO}^1	28		135	$^{\circ}C$
Operating Junction Temp (B5120)	T_{JO}^1	20.5		124	$^{\circ}C$

Note 1: Worst case junction temperature specified for worst case I_{EE} .

DC Characteristics

Parameter	Symbol	Value						Units
		$T_{JO} \text{ min}$		$T_{JO} \text{ nom}$		$T_{JO} \text{ max}$		
		Min	Max	Min	Max	Min	Max	
Input Voltage High	V_{IH}	-1.17		-1.13		-1.07		V_{DC}
Input Voltage Low	V_{IL}		-1.48		-1.48		-1.45	V_{DC}
Output Voltage High (Terminated)	V_{OH}	-1.02		-0.98		-0.92		V_{DC}
Output Voltage Low (Terminated)	V_{OL}		-1.63		-1.63		-1.60	V_{DC}

Parameter	Symbol	Value			Units
		Min	Nom	Max	
Supply Current ($V_{EE} = \text{Min}$)					A_{DC}
B5110	I_{EE}	-2.0		-3.0	A_{DC}
B5120	I_{EE}	-1.4		-2.5	A_{DC}
Input Current High ($V_{IH} = \text{Max}$)	I_{EE}			0.3	mA_{DC}

■ SWITCHING CHARACTERISTICS

The operation time of either the FMPY or FALU is a function of the instruction being executed and which switching characteristic is being referenced. Operation times can be calculated by adding the instruction execution time found in Table I for the operation being performed to the delay for the particular switching characteristic of interest.

Table I

FMPY Operation	Instruction 1 Execution Time $T_{OP\ max}$	Units
	B5110	
Single precision floating point multiply	37.5	ns
Double precision floating point multiply	50	ns
32 X 32 integer multiply	45	ns
Single precision floating point divide	175	ns
Double precision floating point divide	300	ns
Single precision floating point square root	300	ns
Double precision floating point square root	560	ns
Single precision pass	37.5	ns
Double precision pass	50	ns
Register operations	40	ns

Table II


FALU Operation	Instruction 1 Execution Time $T_{OP\ max}$	Units
	B5120	
All floating point operations	25	ns
All conversions	25	ns
All integer operations	12.5	ns
Register operations	25	ns


NOTE 1: If the IO, IU, or ID bits of the mode register are modified, the following cycle must be extended 3ns to allow these bits to propagate throughout the part.


Parameter	Symbol	Value			Units
		Min	Nom	Max	
Setup and Hold Times					
Input Register Setup Time	t_{rs}	2.0			ns
Input Register Hold Time	t_{rh}	1.8			ns
MSWEN/MSWSEL to CK1 Hold Time	t_{cdh}	0.0			ns
MSWEN/MSWSEL Setup Time	t_{ms}	2.0			ns
MSWEN/MSWSEL Hold Time	t_{mh}	2.0			ns
X, Y Register Enable Setup Time	t_{xyrs}	2.5			ns
X, Y Register Enable Hold Time	t_{xyrh}	2.0			ns
Z Register Enable Setup Time (B5110)	t_{zrs}	2.5			ns
Z Register Enable Setup Time (B5120)	t_{zrs}	2.0			ns
Z Register Enable Hold Time	t_{zrh}	2.0			ns
XSEL, YSEL Setup Time	t_{srs}	2.5			ns
XSEL, YSEL Hold Time	t_{srh}	2.0			ns
Output Enable Setup Time (B5110)	t_{ftrs}	2.0			ns
Output Enable Setup Time (B5120)	t_{ftrs}	1.75			ns
Output Enable Hold Time	t_{ftrh}	2.5			ns
Register to Register					
Register to Register OP Time	t_{rr}			OP	ns
Register to Register Hold Time	t_{rrh}	0			ns
Register Output Delay Time	t_{rod}	2.0		9	ns
Register Interrupt Output Delay Time	t_{irod}			10	ns
Register Parity Output Delay Time	t_{prod}			9	ns
Register Flag Output Delay Time	t_{frod}			9	ns
Clock and Enable Pulse Width					
Clock and Latch Pulse Duration High	t_{ch}	5.5			ns
Clock and Latch Pulse Duration Low	t_{cl}	5.5			ns
Enable Pulse Duration High	t_{enh}	5.5			ns
Enable Pulse Duration Low	t_{enl}	5.5			ns

Parameter	Symbol	Value			Units
		Min	Nom	Max	
MSWSEL Output Delay					
Multiplexer Output Delay	t_{mod}	2		7	ns
Multiplexer Parity Output Delay	t_{pmod}	2		8	ns
Reset					
Reset To Status and Control					
Register Write Setup Time	t_{rst}	16.0			ns
Reset Pulse Duration					
High	t_{rsh}	5.5			ns
Output Enables					
Synchronous Output Disable Delay	t_{sdao}			9	ns
Synchronous Output Enable Delay	t_{seno}			9	ns
Output Disable Delay	t_{dao}			8	ns
Output Enable Delay	t_{eno}			8	ns
Scan Path Switching Characteristics					
Scan Clock Pulse Width					
High	t_{sch}	10			ns
Low	t_{scl}	10			ns
Scan In Data Setup Time	t_{ss}	5			ns
Scan In Data Hold Time	t_{sh}	2			ns
Scan Mode Setup Time	t_{sms}	20			ns
Scan Mode Hold Time	t_{smh}	5			ns
Latch Enable Setup Time	t_{sles}	5			ns
Register Enable Setup Time	t_{sres}	1.5			ns
Register Enable Hold Time	t_{sreh}	2			ns
Scan Data Output Delay	t_{sod}	3		15	ns


■ TIMING DIAGRAMS










SYNCHRONOUS OUTPUT ENABLES



OUTPUT ENABLES




SCAN PATH TIMING



NOTE 9: The rounded up flag (RNF) is not affected by the output enables

This page intentionally left blank



Test Load Schematic


PIN OUT

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17												
S	VEE	VCC2	VCC1	T2	T4	TP0	T8	VDD1	VDD1	VCC2	T14	VEE	TP1	T19	T22	VCC1	VCC2	S											
R	VEE	X1	SIN	TOEN	T1	T5	T7	T11	T16	T18	T18	T21	TP2	T25	VEE	T27		R											
Q	X5	X3	X0	TOEN	T9	T9	T9	T9	T12	T15	T17	T20	T23	T24	T25	VCC1		Q											
P	X7	X4	X2	<p style="text-align: center;">B5110/B5120 ECL FLOATING POINT MULTIPLIER AND ALU 169 PIN PGA PINOUT</p>											T28	T30	TP3	P											
N	X8	XP0	X8												T31	INT	NaN	N											N
M	X10	X11	X9												VCC1	VEE	PE												M
L	X14	X12	X13												VCC1	DIV2/ CHY	VCC2												L
K	XP1	X16	X15												INX	DV	IPV												K
J	VCC1	X17	X18												ZR	SOUL/ RND	DEN												J
H	X19	X20	X29												FBOEN	N	UP												H
G	X1	XP2	X25												IS	FOEN	IF												G
F	X23	X24	X27												IS	VSEL FALU ONLY ¹	VCC2												F
E	X26	X29	X31												RESET	IA	CI												E
D	X28	X30	XSEL	VDD1 ²	S.MODE	IF	VEE											D											
C	VEE	ZEN	MSWSEL	XEN	Y1	Y3	Y7	Y10	Y12	YP1	Y17	Y21	Y23	Y25	Y30	IG	IC	C											
B	XP3	DK1	MSWEN	R/L1 ³	Y2	Y5	Y8	Y9	Y13	Y14	Y18	Y19	Y22	Y24	Y28	YP3	SCR	B											
A	RL2 ³	DK2	YEN	Y0	Y4	Y6	YP0	VDD1	Y11	Y16	Y16	Y20	Y22	Y25	Y27	Y29	Y31	A											

BOTTOM
VIEW

NOTE 1: OPTIONAL CAN BE LEFT AS A NO CONNECT
 NOTE 2: NO CONNECT ON FMPY
 NOTE 3: MUST BE TIED HIGH

PACKAGING DRAWING AND DIMENSIONS



DOCUMENTATION

Application Notes

Title	Description	Literature #
AN-1	Designing a micro-sequenced CPU with the B3110/B3120	MKTG-T003
AN-2	System considerations for thermal management	MKTG-T002
AN-3	Designing Floating Point Architectures with the B3110/B3120 — B2110/B2120	MKTG-T004
AN-4	ECL 10KH/100K interfacing techniques	MKTG-T005


Technical Notes

Title	Description	Literature #
TN-1	Wrapped number processing techniques with the B3110/B3120 — B2110/B2120 floating point chip set	MKTG-T006
TN-2	Computing the IEEE remainder with B3110/B3120 — B2110/B2120	MKTG-T007

ORDERING INFORMATION

Bit products are available in a number of options for screening and packaging. The order number is formed by a combination of the following for device number, speed option (if applicable), packaging, and screening.

B5110- X
B5120- X



SALES OFFICES

Northwest Sales Office:

12930D Saratoga Ave.
Saratoga, CA 95070
(408) 996-2060

Southwest Sales Office:

575 Anton Blvd., 3rd Floor
Costa Mesa, CA 92626
(714) 432-6396

Northeast Sales Office:

50 Mall Road, Suite #201
Burlington, MA 01803
(617) 229-1510

Southeast Sales Office:

214 Parkway 575
Woodstock, GA 30180
(404) 591-2285



1050 N.W. COMPTON DRIVE
Beaverton, OR 97006
(503) 629-5490

The information in this document has been carefully checked and is believed to be accurate. BIT does not assume any responsibility for its use, nor for any infringements of patents or rights of third parties which may result from its use. No circuit patent rights are implied. BIT reserves the right to make changes to the specifications in order to improve design or performance characteristics.
© SPARC is a trademark of Sun Microsystems, Inc. © DEC and VAX are registered trademarks of Digital Equipment Corporation..

MKTG-D014
36

Copyright © 1989 BIT
All rights reserved 7/89

014129 ✓ _ R