

B5110/B5120

BIT SPARC Floating Point Chip Set

FEATURES

- Complete floating point and integer processor chip set supports the ANSI/IEEE STD. 754 and DEC (F&G) formats. Intended for use with the B5100 SPARC FPC as part of a BIT SPARC B5000 based CPU.
- Functionally equivalent to the B3110A/B3120A except for the addition of a pin-fin heat sink and improved AC parameters.
- Four data formats 64-bit floating point 32-bit floating point 64-bit integer (fixed point) 32-bit integer (fixed point)
- Flowthrough architecture
 MFLOPS double precision multiply data rate
 MFLOPS double precision ALU data rate
 MIPS integer data rate
- Complete instruction set
 Floating point instructions include:
 Multiply, divide, square root, add, subtract, absolute value, negate, min/max, compare

Multiply, add, subtract, boolean functions, shift and rotate Conversion operations to/from all supported formats


 Three port architecture Parity generation and checking Scan paths through all registers

Integer instructions include:

- Fast or wrapped underflow and overflow in IEEE mode
- Synchronous and asynchronous output enables for status flags and output ports
- ECL 10KH compatible interface
- 169-lead pin-grid-array package

■ DESCRIPTION

The B5110 floating point multiplier (FMPY) and B5120 floating point arithmetic logic unit (FALU) provide very high performance floating point and integer operations. Because they are fabricated with BIT's high performance VLSI process, the need for multiple pipeline stages normally associated with floating point processors can be eliminated. This architecture allows higher performance than can be attained with heavily pipelined floating point units, simplifying microcode and compiler code generation, system timing and control hardware. All floating point operations can be either single or double precision and are fully compatible with the IEEE standard 754 or DEC F and G formats. The floating point instruction set includes add, subtract, multiply, and conversion operations. In addition, floating point divide, square-root, minimum, maximum, and compare instructions are provided. All four IEEE rounding modes are supported.



The floating point chip set also has a large repertoire of 32- and 64-bit integer functions. A 64-bit integer ALU and barrel shifter provide very high performance for both 32- and 64-bit integer operations. Functions include add and subtract (with and without carry/borrow), negate, absolute value, all 16 boolean functions, rotate, logical shift, arithmetic shift, (32-bit) bit reverse, and rotate two concatenated 32-bit operands. Shifts and rotates use an internal register to define shift distance.

The three port architecture of the FMPY and FALU provides maximum performance. They FMPY provide 72-bit edge-triggered registers at the input ports and a 64-bit transparent latch or edge-triggered register on the output port. Individual clock enables are provided for both input registers and the output register. The output port can also be used as an input port to allow intermediate results to be passed between the FMPY and FALU. Thirteen status flags are provided (interrupt, negative, zero, overflow, underflow, invalid operation, inexact result, rounded up, not-a-number, denormalized input, divide by 0, carry and parity error).

Output enables can be either synchronous, asynchronous or both. The synchronous output enable option helps reduce bus conflicts.

Byte parity on each port is provided for increased system reliability. Built in test features include scan paths through all registers.



■ SIGNAL SUMMARY

Date Incute	Section of the second section of	
and the same of	Mes of XPIs of Vist of APIs of Tis of TPIs of	
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
(*:);(;e)		
Instruction	F7 ()	
Flags	NT PE N	- 11
	ZP, CV, UF NX	
	INV NeN CEN	
	DIVZ (FMPY only)	
	CRY (FALU only)	
Mode Select	R/L11FALU only), R/L2	
	PESET	
Multiplexor Select	XSEL*	
	YSEL (FALU only)	•
	ZEN XEN VEN	
Clock Enables		3 2 2
Output Enables	TOEN, FOEN	4
	TSOEN FROEN	
	AND STATEMENT ASSESSED.	
Clocks	CKI, CK2 MSWSEL MSWEN	
Scen Path		
input	SMODE SCK SIN	9
Cutout	SOUTAND	· · · · · · · · · · · · · · · · · · ·

Pawer		
Look Ground	YCC	10
Oribut Ground	VCC2	
-5.2V	VEE	
Total		

|--|

32-bit X input port

DATA X[31..0]

XP[30]	Byte parity bits corresponding to the X input port
Y[310]	32-bit Y input port
YP[30]	Byte parity bits corresponding to the Y input port
T[310]	32-bit T bidirectional port
TP[30]	Byte parity bits corresponding to the T bidirectional port
CONTROL	
I[70]	8-bit instruction port. Determines the instruction

l[70]	8-bit instruction port. Determines the instruction executed by the floating point chip set.
INT	Interrupt flag; asserted if the appropriate bits are enabled in the interrupt enable register and the corresponding condition is true.
PE	Parity flag; asserted whenever a byte parity error is detected by on-chip circuitry at ports X, Y, or T.

N	Negative flag; asserted whenever a computation
	produces a result which has its most significant bit
	set.

ZR	Zero flag; asserted whenever a computation
	produces a result equal to zero.

OV Overflow flag; this bit is set if the result of an operation is larger than the maximum representable normalized number in the chosen format.

Underflow flag; this bit is set if the result of an operation is less than the minimum representable normalized number in the chosen format.

Inexact flag; asserted whenever the result of a INX computation is not infinitely precise.

UF

R/L1, R/L2

RESET

Invalid operation flag; asserted whenever an op-INV erand is invalid for the operation to be performed.

Not a number flag; asserted whenever operands or NaN the result of a computation has no numerical significance (IEEE), or a reserved operand (DEC).

SOUT/RND The SOUT/RND pin normally outputs the rounded up flag (SMODE not asserted). Asserted when the magnitude of the infinitely precise result is less than the magnitude of the returned result. In scan

I/O mode, scan data is output. The SOUT/RND pin is not affected by output enables.

DEN Denormalized flag; asserted whenever one of the input operands is a denormalized number.

DIVZ (FMPY) Divide by zero flag; asserted when a finite nonzero number is divided by zero.

CRY (FALU) Carry flag; asserted during integer arithmetic operations whenever there is a carry out of the most significant result bit. For shift and rotate opera-

tions, set equal to the last bit shifted out.

Not applicable for the B5110/B5120. Both inputs must be tied to a 10KH high level. For latch mode operation see the B3110A/3120A.

Hardware reset. Asynchronously resets the mode, interrupt mask, flag and SC registers when

asserted high.

XSEL Input multiplexer select for register XA. Selects the X port when low. Selects the T port when high.

YSEL Input multiplexer for operand port Y. Selects the Y port when low. Selects the Z result when high (FALU only). Clocked same as 10-7.

XEN Active low enable for CK1 at XA. Opcode register/ latch is enabled if either XEN or YEN is true.

YEN Active low enable for CK1 at YA. Opcode register/

latch is enabled if either XEN or YEN is true.

ZEN Active low enable for CK2 (the clock is always enabled for TSOEN and FSOEN).

B5110/B5120

■ SIGNAL DESCRIPTION (cont'd)

OI.	ITPI	IT	₽N	ΔR	LES

<u>TOEN</u> Active low output enable for the T output port.

FOEN Active low output enable for the flag port.

TSOEN Synchoronous active low output enable for the T

port

FSOEN Synchronous active low output enable for the flag

port.

CLOCKS

CK1 Input clock for the X and Y ports, the instruction

port, and YSEL. In register mode, data is clocked

on the rising edge of the clock.

CK2 Output clock for computation results, flags, and

internal register writes. In register mode data is

clocked on the rising edge of the clock.

MSWSEL Multiplexer clock for output port T and clock for

latch XC. Selects the most significant word of the T port and opens latch XC when high. For single precision operations, the 32-bit result in register Z will be selected, regardless of the state of

MSWSEL.

MSWEN Clock which opens the input demultiplexing latch

on X and Y ports. Latches are transparent when

high.

SCAN PATH

SMODE Configures the on-chip registers in the scan path

into a serial shift register when high. The RND flag is output on SOUT when the SMODE pin is

low.

SCK Clock which shifts data in the scan path. Ignored

when SMODE is low, overrides CK1 and CK2 when SMODE is high. Rising edge triggered.

SIN Input port to the scan path.

SOUT/RND Scan path output when SMODE is asserted;

otherwise RND flag (see flag description).

POWER

VCC1 Most positive supply voltage to internal circuitry.

Usually ground.


VCC2 Most positive supply voltage to output circuitry.

Usually ground.

VEE Most negative supply.



BLOCK DIAGRAM



B5110/B5120

■ INSTRUCTION SET

The B5110/B5120 instruction set supports numeric intensive, bit manipulation and general purpose computing applications.

The instruction operation codes of the FMPY and FALU were encoded to allow the same 8-bit instruction stream (I[7..0]) to be sent to each device.

The FMPY performs four types of operations: multiply, divide, square root, and pass operand. The FALU performs all other operations.

Three instructions are provided to perform sum of product operations (MAC/DMAC, MACS/DMACS, SMAC/DSMAC) where the same instruction opcode is interpreted by the FMPY as a multiply and the FALU as an add or subtract.

FLAGS

The following rules apply towards the flag charts in the instruction description section.

An overflow condition will return infinity (or DEC reserved operand) if the wrapped overflow mode is reset. An overflow condition will return a wrapped number if the wrapped overflow mode is set, independent of the wrapped underflow mode.

If the wrapped underflow mode is reset, both the FMPY and FALU treat denormalized inputs as exact zeros. If the wrapped underflow mode is set, the FALU handles denormalized inputs directly, whereas the FMPY treats them as inexact zeros.

The following sections have been included:

- Instruction symbols
- Instruction set description

■ INSTRUCTION SYMBOLS

SYMBOL	DEFINITION
CRY	Carry
DEN	Denormalized number
DIVZ	Divide by 0
DP	64 bit floating point number
DX	Denormalized input X
DY	Denormalized input Y
Ē.	Smallest magnitude normalized number
FALU	Floating point arithmetic logic unit
FMPY	Floating point multiplier
INF	Infinity
INV	Invalid
INX	Inexact
Ľ	Long integer - 64 bits
M	Largest magnitude normalized number
N	Negative
n	User determined binary number
N/A	Not applicable
NaN	Not a number
NORM	Normalized number
OV	Overflow
Q	Quiet NaN
R	DEC reserved operand
RND	Rounded up
S	Signaling NaN
sb	Sticky bit
SP	32 bit floating point number
UF	Underflow
WRP	Wrapped number
ZR	Zero
√	Square root
1	Divide
•	Multiply
	Indicates status flags are affected
! .	Concatenation
ļļ	Absolute value
[,]	Items within braces are alternative items, one of them
	must be used



■ INSTRUCTION SET DESCRIPTION

MNEMONIC	OPC	opi				FI	OA Gerri	ING PI) TARC	KRITI	METIC	INST FLAG	RUC 3 AF	TIC	HS HEE										
DIV DDIV	0 0				_	DI	X/Y					N/A CRY	DIV	Ţ	Y	DX	NaN	RND	INX •	INV •	UF	٥٧	ZR	N]

Description: Floating Point Division.

In the tables below, the first entry represents the flag that is set, the second represents the returned result. When the FALU receives this opcode, it returns a zero result.

IEEE-WRAPPED UNDERFLOW MODE

X OPERAND

Υ			DEN.	NOTA	S S S	•	
0		INV, NaN/Q	DIVZ/INF	DIVZ/INF	INF	NANQ	INV, NaN/Q
Р	20 to 1	ZR/0	INV, NaN/Q	INX, DIVZ/INF	INF	NAN/Q	INV, NaN/Q
E R	NORM	ZR/0	INX, ZR/o	OV/[WRP, INF, M] NORM UF/WRP	INF	NAN/Q	INV, NaN/Q
N		ZR/0	ZR/0	ZR/0	INV, NaN/Q	NaN/Q	INV, NaN/Q
U		NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q
		INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q

DEC MODE

X OPERAND

Ď

Υ	- 0	NORM	9
0	INV/R	DIVZ/R	INV/R
Р		OV/R	
E NO	ZR/0	NORM	INV/R
R		UF,ZR/0	
A MARIE	INV/R	INV/R	INV/R
N			


IEEE-WRAPPED UNDERFLOW MODE DISABLED

X OPERAND

Υ			(0) E(1)	Nie)gi).	Ripass		:::::::::::::::::::::::::::::::::::::::
0	6	INV, NaN/Q	INV, NaN/Q	DIVZ/INF	INF	NAN/Q	INV, NaN/Q
Ρ	DEN	INV, NaN/Q	INV, NaN/Q	DIVZ/INF	INF	NAN/Q	INV, NaN/Q
E R A	NORM	ZR/0	ZR/0	OV/[WRP, INF, M] NORM UF, [ZR]/[0, E]	INF	NAN/Q	INV, NaN/Q
N	NA.	ZR/0	ZR/0	ZR/0	INV, NaN/Q	NaN/Q	INV, NaN/Q
U	9	NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q
		INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q



SQRTX	0	0	0	0	0	0	1	0	~
DSQRTX	0	0	0	0	0	0	1	1	DP:√



Description:

Floating Point Square Root. The square root of operand X is returned.

The Y operand should not be changed during square root instructions. In the tables below, the first entry represents the flag that is set, the second represents the result returned to Z. When the FALU receives this opcode, it returns a zero result. Comments:

IEEE-WRAPPED UNDERFLOW MODE

XOPERAND	
S	INV, NaN/Q
Q	NaN/Q
-INF	INV, NaN/Q
-NORM	INV, NaN/Q
-DEN	INV, NaN/Q
-0	ZR/-0
+0	ZR/+0
+DEN	INX, ZR/0
+NORM	+NORM
+INF	+INF

IEEE-WRAPPED UNDERFLOW MODE DISABLED

S	INV, NaN/Q				
Q	NaN/Q				
-INF	INV, NaN/Q				
-NORM	INV, NaN/Q				
-DEN	ZR/-0				
-0	ZR/-0				
+0	ZR/+0				
+DEN	ZR/+0				
+NORM	+NORM				
+INF	+INF				

DEC MODE

R	INV/R
+0	ZR/0
+NORM	+NORM
-NORM	INV/A

B5110/B5120

										W.C													
MNEMONIC		(0.0)			FI	Net	ЮN			FL.4		e e e	CTEL										
													*******	********		*******			~~~~	*******			
MULTWX	000			0		RAPP				 N/		o I	*	*	*		·	1 :	•	0	*	٠ .	1
			1 0 1 0	-	WF WF: WF		ED X•	•Y •Y		CR	(] / D	0 IVZ	DY	DX	* NaN	RND	INX •	INV I	UF	0 OV	ŻR	N]

Description: Comments:

Floating Point Multiplication. The wrapped operand is multiplied by [X, Y].

Floating Point Multiplication. The wapped operand is multiplied by [X, Y]. The chip must have IEEE Underflow mode set to one, or underflows (wrapped outputs) will be set to zero. The wrapped multiply instructions assume that one of their operands is a wrapped underflow. They do not work on wrapped overflows.

The result of WRAPPED X * WRAPPED Y is always too small to make a denormalized number, thus the result always underflows and no instruction is provided. The denormalized number flag will not be set if the wrapped number looks like a denormalized number.

If the result is too small to return as a wrapped number, then the underflow and zero flags are raised, and inexact zero is returned.

In the tables below, the first entry represents the flag that is set, the second represents the returned result. When the FALU receives this opcode, it returns a zero result.

IEEE-WRAPPED UNDERFLOW MODE


IEEE-WRAPPED UNDERFLOW MODE DISABLED

UNWHAPPED						
OPERAND	Z RESULT					
0	ZR/0					
DEN	INX, ZR/0					
	NORM					
NORM	UF/WRP					
	ZR, UF/01					
JNF	INF					
Q	NaN/Q					
S	INV, NaN/Q					

Note ¹ :	Double underflowthe result is
	too small to return a wrapped result.

OPERANO	Z RESULT
0	ZR/0
DEN	ZR/0
	NORM
NORM	UF, [ZR]/[0, E]
INF	INF
Q	NaN/Q
S	INV, NaN/Q

MULT	^	^	^	^		0	^	^	X•Y
	_	_	_	_		_	_	_	
DMULT	0	0	0	0	1	0	0	1	DP: X•Y
MULTAY	0	0	0	0	1	0	1	0	X• Y
DMULTAY	0	0	0	0	1	0	1	1	DP: X• Y
MULTAX	0	0	0	0	1	1	0	0	X •Y
DMULTAX	0	0	0	0	1	1	0	1	DP: XI-Y
MULTA	0	0	0	0	1	1	1	0	[X•Y]
DMULTA	0	0	0	0	1	1	1	1	DP: jX•Yj



VADEDAND

D

Description:

Floating Point Multiplication. [[X], [Y]] represents the absolute value of [X, Y]; [X* Y] is the absolute value of the result.

In the tables below, the first entry represents the flag that is set, the second represents the returned result. When the FALU receives this opcode, it returns a zero result.

IEEE-WRAPPED UNDERFLOW MODE

DEC MODE

X	0	Ρ	Е	R	Α	١	i	ľ

Υ		ij	DEN	10034	INF		
0	•	ZR/0	ZR/0	ZR/0	INV, NaN/Q	NAN/Q	INV, NaN/Q
Ρ	325	ZR/0	INX, ZR/0	INX, ZR/0	INF	NAN/Q	INV, NaN/Q
E R A	NORM	ZR/0	INX, ZR/0	OV/[WRP, INF, M] NORM UF/WRP	INF	NAN/Q	INV, NaN/Q
L/A	in the second	INV, NaN/Q	INF	INF	INF	NaN/Q	INV, NaN/Q
U		NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q
		INV, NaN/Q	iNV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q

	V OLEHWIND			
Υ			NORM	9
0		ZR/0	ZR/0	INV/R
Ρ			OV/R	
Ē	NORM	ZR/0	NORM	INV/R
Ŗ			ZR, UF/0	
A N	:::::::::::::::::::::::::::::::::::::::	INV/R	INV/R	INV/R



FLOATING POINT ARTHMETIC INSTRUCTIONS (confd) SLACS AFFECTED FUNCTION MNEMONIC

X OPERAND

IEEE-WRAPPED UNDERFLOW MODE DISABLED

Y		6		**************************************			
0	****	ZR/0	ZR/0	ZR/0	INV, NaN/Q	NAN/Q_	INV, NaN/Q
Ρ	0.5	ZR/0	ZR/0	ZR/0	INV, NaN/Q	NAN/Q	INV, NaN/Q
E R A	NGRM	ZR/0	ZR/0	OV/(WRP, INF, M) NORM UF, (ZR)/(0, E)	INF	NAN/Q	INV, NaN/Q
L)		INV, NaN/Q	INV, NaN/Q	INF	INF	NaN/Q	INV, NaN/Q
U	•	NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q
		INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q

MAC	00010010	X•Y, X+Y	FMPY
DMAC	00010011	DP: X•Y, X+Y	N/A 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
MACS	00010100	X•Y, X–Y	CRY DIVZ DY DX NaN RND INX INV UF OV ZR N
DMACS	00010101	DP: X•Y, X–Y	
SMAC	00010110	X•Y, Y–X	FALU
DSMAC	00010111	DP: X•Y, Y–X	0 N/A * * * * * * * * * * * * * * * * * * *
			CRY DIVZ DY DX NaN RND INX INV UF OV ZR N

Description: Comments:

Floating Point Multiply/Accumulate instruction. Multiplication is performed by the FMPY, whereas addition or subtraction is performed by the FALU. These commands may be used as true multiply/accumulate instructions when the FALU and FMPY outputs are connected and the FALU XSEL and YSEL inputs are high. In this mode, the FMPY output is fed back as the FALU X operand and the FALU result is fed back as the Y operand.

See the ADD and MULT instructions for details regarding the flags and operation result.

MIN	0 0 1 0 0 1 0 0	FLOATING POINT MIN	<u> </u>	N/A	•		1	0	0	•	*	0	•	•
DMIN	00100101	DP: FLOATING POINT MIN	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	ÓV	ZR	N
MAX	00100110	FLOATING POINT MAX	• • • • • • • • • • • • • • • • • • • •			271								
DMAX	00100111	DP: FLOATING POINT MAX												

Description:

These floating point instructions return the smaller of the two operands X and Y (MIN/DMIN) or larger (MAX, DMAX).

The carry flag is reset if X is returned, otherwise it is set. X is returned if X = Y, except that MAX/DMAX (-0, +0) = +0 and MIN/DMIN (+0, -0) = -0.

The invalid Op flag is set if either operand is a signaling NaN. If either operand is not-a-number, then the result is not-a-number.

In IEEE wrapped underflow mode, a denormalized result is wrapped and the underflow flag is set. If either operand is a NaN, the carry flag is unspecified.

ABSX	0 0 1 0 1 0 0 0	X
DABSX	0 0 1 0 1 0 0 1	DP: įXį
NEGX DNEGX	00101010	–x DP: –X
PASSX	0 0 1 0 1 1 0 0	X
DPASSX	0 0 1 0 1 1 0 1	DP: X

These single operand floating point instructions use the X operand input. PASSX/DPASSX returns X through the FALU. If X is denormalized and the wrapped underflow mode is reset, zero is returned, otherwise a wrapped result is returned.

PASSX/DPASSX with an infinite input sets CRY, otherwise CRY is reset. In IEEE wrapped underflow mode, the denormalized result is wrapped and the underflow flag is set. Description:

DD	00110000	X+Y	0	N/A	*	•	٠ .	1	•	T •	•	Ī	Γ
ADD	00110001	DP: X+Y	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF		OV
UB	00110010	X-Y											
UB	00110011	DP: X-Y											
SUBX	00110100	Y-X											
DSUBX	00110101	DP: Y-X											
ADDA	00111000	X + Y											
DADDA	00111001	DP X + Y											
SUBA	00111010	įxį–įYį											
DSUBA	0 0 1 1 1 0 1 1	DP: X - Y											
SUBXA	00111100	IYI–IXI											
SUBXA	0 0 1 1 1 1 0 1	DP: Y - X											

Description: Comments:

Floating point addition and subtraction. [|X|, |Y|] represents the absolute value of [X,Y].

When the sum of two operands with opposite signs (or the difference of two operands with like signs) is exactly zero, the result is +0 for all rounding modes except round to minus infinity, in which case, the result is -0. Note that (+0) + (+0) = (+0) - (-0) = +0 and (-0) + (-0) = (-0) - (+0) = -0 for all rounding modes.

In the tables on the next page, the first entry represents the flag that is set, the second represents the result returned to Z.

B5110/B5120

FLOATING POINT ARITHMETIC INSTRUCTIONS (contd) MNENONIC L OPCODE FLAGS AFFECTED FUNCTION

X OPERAND

IEEE-WRAPPED UNDERFLOW MODE

Υ			DEN	5(8)37	li);	•	:
0		ZR/0	UF/WRP	NORM	INF	NAN/Q	INV, NaN/Q
P E R	DEN	UF/WRP	UF/WRP NORM	OV/[WRP, INF, M] NORM UF/WRP	INF	NAN/Q	INV, NaN/Q
A N D	NORM	NORM	OV/[WRP, INF, M] NORM UF/WRP	ÖV/[WRP, INF, M] NORM UF/WRP	INF	NaN/Q	INV, NaN/Q
	INF	INF	INF	INF	INF1 INV, NaN/O	NaN/Q	INV, NaN/Q
		NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q
		INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q

X OPER	AND	DEC MODE	
Y	0	Sielel A	8
)	ZR/0	NORM	INV/R
NOR	NORM	OV/R NORM ZR, UF/0	INV/R
)	INV/R	INV/R	INV/R

X OPERAND

IEEE-WRAPPED UNDERFLOW MODE DISABLED

Υ		6	DEN	ALC) GIA	NF.	•	5
0		ZR/0	ZR/0	NORM	INF	NAN/Q	INV, NaN/Q
Р		ZR/0	ZR/0	NORM	INF	NAN/Q	INV, NaN/Q
E R A N	NORM	NORM	NORM	OV/[WRP, INF, M] NORM UF, [ZR]/[0, E]	INF	NaN/Q	INV, NaN/Q
D	INF	INF	INF	INF	INF 1 INV, NaN/Q ¹	NaN/Q	INV, NaN/Q
		NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q
		INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q

MNEMONK	FLOATING POINT SUPPORT INSTRUCTS OPCODE C. L. L. L. L. L. FUNCTION FLAG	ONS S AFFECTED									
PASSXM DPASSXM	0 0 0 1 0 0 0 0 0 X	N/A 0 C] 0 NaN	0 RND	0 INX	O INV	0 UF	OV	ż ZR	Ň
Description: Comments:	The X input is returned unmodified through the FMPY. The zero and negative flags are set as if the result is a signed integer. The remaining flags	s are reset.									
CALE SCALE	0 0 1 0 0 0 0 0 EXPONENT X + Y 0 0 1 0 0 0 0 1 DP: EXPONENT X + Y	0 N/A C		T 0 NaN	0 RND	Ó] 0	I .	OV	0 ZR	·
escription: omments:	The integer input Y is added to the exponent of X. The sign and mantissa of X are passed Overflows and underflows always return a wrapped result regardless of the overflow or und (double precision) of Y are interpreted as a two's complement integer. Other bits of Y are in	derflow mode. The	least sign	nilicant B	bits (sin	gle pre	cision)	or 11 bi	ts		
ERGE MERGE	0 0 1 0 0 0 1 0 SIGN X EXPONENT Y MANTISSA X 0 0 1 0 0 0 1 1 DP: SIGN X EXPONENT Y MANTISSA X	0 N/A C		0 NaN	0 RND	0 INX	0 INV	UF	ov	0 ZR	· N
escription: omments:	The exponent field of Y is concatenated with the sign and mantissa field of X . If a NaN or INF results, the overflow flag is set. If a denormalized number or zero results, t	the underflow flag	is set. Us	e PASS)	K/DPAS	SX to c	heck re	suit type) .		
IORMX	0 0 1 0 1 1 1 0 NORMALIZE X	0 N/A C] 0 NaN	0 RND	0 INX	O INV	UF	o ov	· ZR	0 N
escription:	X is assumed to be a 32-bit unsigned positive integer. The leading one of X will be left shift. The shift count will be placed in the SC register and output as the result.	fted to the most sig	nificant b	t position	٦.						



	ELOATINE POINT SUPPORT N	ISTRUCTIONS	
MNEMONIC I L. L. L. L. L.	4 FUNCTION	FLAGS AFFECTED	

CMPR 0 0 1 1 0 1 1 0 **DCMPR** 00110111 CMPRA 00111110 **DCMPRA** 00111111

0 0 0 N/A DIVZ RND

Description: Comments:

Floating Point compare |X|, |Y| represents the absolute value of X, Y. The following values will be returned to the result based on the relative magnitude of operands X and Y. Exactly one of CRY, N, ZR, or NaN will be set by compare. For example, If X = Y in round to minus infinity mode, -0 is returned, and the ZR flag is set, but the N flag is reset. If a compare is performed on a signaling NaN, the INV flag will be set.

When comparing \pm INF and \pm 0, the following states occur:

Input	30 P	Corna
X > Y	CRY	1
X < Y	N	-1
X = Y	ZR	0 (-0 in round to -INF mode)
[X,Y] NaN	NaN	NaN

) Ing	ouil Y	Flag	Dutput
±0	±0	ZR	0
+INF	+INF	ZR	0
+INF	-INF	CRY	1
-INF	+INF	N	-1
-INF	-INF	ZR	0

PASSn

0 1 0 0 n n n n

X•16 + n

Description: Comments:

X is logically left shifted four places and the four least significant bits of the opcode field are added to it.

Allows microcode to build constants on the datapath. PASSn does not change the flags. In this repect, it acts like a NOP.

SCREGR	0	1	0	1	0	0	0	0	SC register read
SCREGW	0	1	0	1	0	0	0	1	SC register write
FREGAR	0	1	0	1	0	0	1	0	FALU flag register read
FREGAW	0	1	0	1	0	0	1	1	FALU flag register write
FREGMR	0	1	0	1	1	0	1	0	FMPY flag register read
FREGMW	0	1	0	1	1	0	1	1	FMPY flag register write
IREGAR	0	1	0	1	0	1	0	0	FALU int register read
IREGAW	0	1	0	1	0	1	0	1	FALU int register write
IREGMR	0	1	0	1	1	1	0	0	FMPY int register read
IREGMW	0	1	0	1	1	1	0	1	FMPY int register write
MREGAR	0	1	0	1	0	1	1	0	FALU mode register read
MREGAW	0	1	0	1	0	1	1	1	FALU mode register write
MREGMR	0	1	0	1	1	1	1	0	FMPY mode register read
MREGMW	0	1	0	1	1	1	1	1	FMPY mode register write

Description:

Register access instructions. SCREGx accesses the SC register (FALU only), FREGx accesses the flag register, IREGx accesses the interrupt enable register and MREGx

accesses the mode register.

NOP

0 1 0 1 1 0 0 0

No operation

Description: Comments:

All registers and flags remain unchanged. The result is unspecified. Parity is checked during NOP's (and all unimplemented instructions).

CLRFLAG

0 1 0 1 1 0 0 1

Clear flag register

Description:

The flag register is cleared, the SC (FALU only), interrupt enable and mode registers are unaffected. If an interrupt has frozen the flag register (see freeze on interrupt mode), CLRFLAG will clear and unfreeze the register.

SDF

B5110/B5120

				elektra:sile	N RESTRUCTED	303									
	OP/	CODE			FLAGS AF										
MNEMONE	3 1, 1, 1,	, t, t, t,	_o FUN	CTION	. LAGO A										
FCUI DFCUI FCSI DFCSI UICF UICDF SICF SICDF FCLUI DFCLUI FCLSI DFCLSI LUICF LUICDF LSICDF	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0	DP→32-b DP→32-b DP→32-b DP→32-b DP→32-b DP→32-b DP→32-b DP→64-b	it unsigned integar it unsigned integer it signed integer it signed integer it signed integer it unsigned integer it unsigned integer it signed integer it unsigned integer it unsigned integer it unsigned integer it unsigned integer it signed integer it unsigned integer it signed integer it signed integer it signed integer	O CRY	N/A J	O I	· Xd	NaN	PND IN	NX INV	UF	OV	ZR	N
FCUIT DFCUIT FCSIT DFSCIT FCLUIT FCLUIT FCLSIT DFCLSIT	0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1	1 0 0 0 0 0 1 0 0 0 1 0 0 1 0 1 1 0 0 1 1 1 0 0 1	O SP→32-b 1 DP→32-b O SP→32-b 1 DP→32-b O SP→64-b O SP→64-b O SP→64-b	it unsigned integer (Rnd it unsigned integer (Rnd it unsigned integer (Rnd to it signed integer (Rnd to it unsigned integer (Rnd to it unsigned integer (Rnd it unsigned integer (Rnd to it signed integer (Rnd to it signed integer (Rnd to it signed integer (Rnd to	to 0) 0) 0) to 0) to 0) to 0)										
Description: Comments:	rounding m When a float	ode (see mod ting point to in	e register), except :	g point conversion instruction the xxxT format instructions valued in the inva- struction overflows, the inva- or example:	which always round to	ward zero.							•		
32 bit sign 64 bit sign 32 bit unsig 64 bit unsig	ed result: ed result: ned result:	7FFFFF FFF		80000000 800000000000000 0000000 0000000	result i	N is conve s an overfi to floating	low with	the sign	n of the	NaN.					
WDNM DWDNM		1 0 1 0 0		PPED→DENORM PPED→DENORM	0 CRY	N/A DIVZ	0 [O I	0 NaN F	RND IN	IX INV	UF	oV	* ZR	N N
Description: Comments:	The underflo The inexact wrapped und	w flag is set it and rounded- terflow. The r	the result is inexa- up flags are used a ounding mode mus	nt the wrapped X input to a d z. This corresponds to the li s inputs to prevent a double tt also be the same as when up flags are latched externa	EEE specification which rounding error. These the wrapped underflored	th says that flags must was pro-	at an un st be se duced.	derflow t equal t The rou	shall be to the co inded up	signaled prrespond oflag is us	if a result ling flags on Inspecified	is denor	ration th	at produc	ct. ed the


SDF	0 1 1 1 0 1 1 0	SP→DP	0 N/A CRY DIVZ	DY DX	NaN F	0 0 RND INX	INV I	0 0 UF OV	ZR	N
Description:	Floating point precision convers	sion instruction. Conversion is carried out	on the X operand.							
DSDF	0 1 1 1 0 1 1 1	DP→SP	N/A CRY DIVZ	DY D)	NaN I	RND INX	I · I	UF OV	ZR ZR	·

Floating point precision conversion instruction. Conversion is carried out on the X operand.

The carry flag is set if a normalized double precision number is output as a single precision infinity. This will occur it overflows are not wrapped, or if the result is too large to be represented by a wrapped overflow. If a result underflows to the extent that it cannot be wrapped, zero is returned and the zero, underflow and inexact flags are set. Refer to ANSVIEEE STD. 754, section 7.3 (overflows) for additional information. Description: Comments:



MNEMON	o pecape	CONVERSION INSTRU		9 (00) 19 APP		b									
FFI DFFI FFIT DFFIT	0 1 1 1 1 1 0 0 0 1 1 1 1 1 0 1 0 1 1 1 1	SP→DP format integer DP→SP format integer SP→SP format integer (Round to 0) DP→DP format integer (Round to 0)	O CRY	N/A DIVZ	DY	DX L .	NaN	RND	INX	INV I .	UF	OV	ZR	I ,	I
Description: Comments:	FFIT/DFFIT always rounds tow	ction. The floating point number at the X operan ard zero, regardless of the rounding mode. The magnitude of the result is greater than the magnit	INX flag v	vill be so	to an i	integral result is	valued differen	floating nt from t	point nuthe inpu	umber in	n the sa	me form	nat.		



Description: The larger of the two operands X and Y is returned (ISMAX/LISMAX, IUMAX/LIUMAX) or the smaller of the two operands is returned (ISMIN/LISMIN, IUMIN/LIUMIN).

Comments: Sign and zero flags are set based on returned result. The carry flag is reset if X is returned, otherwise it is set. X is returned if X = Y.

B5110/B5120

		NITE SERVED SERVE	ETIC MISTRUCTIONS (control)
MNEMONI	C LILY STATE	FUNCTION	FLAGS AFFECTED
IMULT IMULTSX IMULTSY IMULTS IMULTH IMULTHSX IMULTHSY IMULTHSY	1 1 1 1 1 0 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 0 1 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1	Unsigned X • Unsigned Y Signed X • Unsigned Y Unsigned X • Signed Y Signed X • Signed Y Unsigned X • Unsigned Y Signed X • Unsigned Y Signed X • Unsigned Y Unsigned X • Signed Y Signed X • Signed Y	IMULT N/A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Description: Integer multiplication instructions. IMULT returns a 64 bit result, whereas IMULTH returns the least significant 32 bits.

										1844:GE;836(6)8C	ar (Distrible											
MNEMONI		ı,								FUNCTION	FLAC) 8. 7 (1)	(e) (e)									
INAND	1	1	0	1	0	0	0	0		X or Y	0	N/A	0	0	0	0	0	0	0	0	•	٠
LINAND	1	0	0	1	0	0	0	0	L:	X or Y	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ŽR	N
IORNX	1	1	0	1	0	0	0	1		X or Y												
LIORNX	1	0	0	1	0	0	0	1	L:	又 or Y												
IORNY	1	1	0	1	0	0	1	0		X or ₹												
LIORNY	1	0	0	1	0	0	1	0	L:	X or \overline{Y}												
IOR	1	1	0	1	0	0	1	1		X or Y												
LIOR	1	0	0	1	0	0	1	1	L:	X or Y												
IANDNY	1	1	0	1	0	1	0	0		X and Y												
LIANDNY	1	0	0	1	0	1	0	0	L:	X and ♥												
IAND	1	1	0	1	0	1	0	1		X and Y												
LIAND	1	0	0	1	0	1	0	1	L:	X and Y												
INOR	1	1	0	1	0	1	1	0		X and Y												
LINOR		0	0	1	0	1	1	0	L:	X and Y												
IANDNX	1	1	0	1	0	1	1	1		X and Y												
LIANDNX	1	0	0	1	0	1	1	1	L:	X and Y												
IXNOR	1	1	0	1	1	1	1	0		X XNOR Y												
LIXNOR	1	0	0	1	1		1	0	L:	X XNOR Y												
IXOR	1	1	0	1	1	1	1	1		X XOR Y												
LIXOR	1	0	0	1	1	1	1	1	L:	X XOR Y												
ISET	1	1	0	1	1	0	0	0		Z = all ones												
LISET	1	0	0	1		0	0	0	L:	Z = all ones												
INOTX	1	1		1	1	0	0	1		Z = X												
LINOTX		0	Ō	1	1	Ō	Ō	1	L:	Z = X												
IPASSY	1	1	0	1	1	0	1	0		Z = Y												
LIPASSY	1	Ó					1		L:	Z = Y												
IPASSX		1					1			Z = X												
LIPASSX	-	0	_	1		_	1		L:	Z=X												
ICLR		1	ō	1			ò			Z = all zeros												
LICLR		ò	_		-		ō	_	L:	Z = all zeros												
INOTY		_	_				Ŏ			Z = Ÿ												
LINOTY		ò								Z≖Ÿ												

Description: Comments:

Boolean logic instructions. Flags are set based on signed operands.



MHEMONI	PLASS APPECTED FUNCTION PLASS APPECTED
LSS LLSS LS LLS	1 1 1 1 0 0 0 0 Logical shift X w/sb 1 0 1 1 0 0 0 0 L: Logical shift X w/sb 1 1 1 1 0 0 0 0 1 Logical shift X w/sb 1 0 1 1 0 0 0 1 Logical shift X 1 0 1 1 0 0 0 1 L: Logical shift X
Description:	Integer shift instructions. The two's complement number in the SC register determines the shift. If SC > 0, then shift left by SC; if SC < 0, then shift right by -SC. If SC = 0, then no shift is performed. For LSS/LLSS right shifts, all bits of the result shifted out are ored with the least significant bit position of the result (i.e., sticky bit).
Comments:	Zeroes are shifted in during right and left shifts. Carry bit receives the last bit shifted out of the operand if SC ≠ 0. Flags are set based on a signed operand. The overflow flag is reset. Carry is reset if SC = 0.
AS LAS	1 1 1 1 0 0 1 0 Arithmetic shift X 1 0 1 1 0 0 1 0 L: Arithmetic shift X CRY DIVZ DY DX NaN RND INX INV UF OV ZR N
Description: Comments:	Arithmetic shift instruction. The two's complement number in the SC register determines the shift. If SC > 0, then shift left by SC; if SC < 0, then shift left by SC; if SC < 0, then shift left by SC; if SC < 0, then shift left by SC; if SC < 0, then shift shifts, zeroes are shifted in. For right shifts, AS/LAS shifts in copies of the sign bit. Carry bit receives the last bit shifted out of the operand if SC ≠ 0. Carry is reset if SC = 0. Flags are set based on a signed operand. Left AS/LAS shifts set the OV flag if any bits shifted out differ from the result sign.
ROTX LROTX	1 1 1 1 0 0 1 1 Rotate X 1 0 1 1 0 0 1 1 L: Rotate X CRY DIVZ DY DX NaN RND INX INV UF OV ZR N
Description: Comments:	Rotate X by the signed two's complement number in the shift count (SC) register. If SC > 0, rotate left by SC. If SC = 0, no shift is performed. As bits are shifted out, they are used as shift inputs. Carry gets the last bit wrapped from one end of the word to the other. Carry is reset if SC = 0.
ROTC LROTC	1 1 1 1 0 1 0 0 Rotate Y X
Description: Comments:	The 32 bit integers Y and X are concatenated and rotated by the signed two's complement number in the shift count register. Before the rotate operation, Y is in the most significant word position. If SC > 0, rotate left by SC. If SC < 0, rotate right by -SC. If SC = 0, no shift is performed. As bits are shifted out, they are used as shift inputs. LROTC returns all 64 bits of the the result. ROTC returns the least significant 32 bits of the result. Carry gets the last bit wrapped from one end of the word to the other. Carry is reset if SC = 0.
BITR	1 1 1 0 1 0 1 Rotate bit reversed X X
Description: Comments:	The 32 bit integer X is bit reversed and concatenated with a non-bit-reversed X (bit reverse is defined as X<0> → X <31>, X <1>→ X <30>, etc.). Before the rotate instruction, the non-bit-reversed operand X is in the least significant word position. If SC > 0, rotate left by SC. If SC < 0, rotate right by -SC. If SC = 0, no shift is performed. As bits are shifted out, they are used as shift inputs. After rotation, the least significant 32 bits are returned. To generate the bit reverse of X, set SC = 32. Carry gets the last bit wrapped from one end of the word to the other. Carry is reset is SC = 0.
ADDSC NEGSC	1 1 1 1 0 1 1 0
Description: Comments:	Integer SC register instructions. The 32-bit two's complement operand X is added to the SC register (ADDSC) or the SC register is negated (NEGSC). Flags are effected based on signed operations. The new value of the SC register is returned. The operation of the CRY flag is affected by mode register bit <7> (borrow mode) for NEGSC.
	0 0 0 1 1 0 x x Reserved 0 0 0 0 1 1 1 x x Not used 1 x 0 0 0 x 0 x Reserved 1 x 0 0 1 x 0 x Not used 1 x 0 0 0 x 1 1 Reserved 1 x 0 0 1 x 1 1 Not used 1 x 1 0 0 0 1 1 Reserved 0 0 1 0 1 1 1 1 Not used 1 x 1 0 1 1 1 0 Reserved 1 x 1 0 1 1 0 x Not used 1 0 1 1 1 x x x Reserved 1 0 1 1 0 1 Not used 1 0 1 1 1 x x x Reserved 1 x 1 0 1 1 0 x Not used

Note: Unused opcodes do not affect flags, but data results are undefined. BIT maintains the right to use reserve opcodes in future products.

B5110/B5120

RESET OPERATION

Use of the asynchronous hardware reset causes the following events to occur:

- All flags are cleared
- All interrupt enable bits are cleared (prevents interrupt flag from being set)
- The SC register is set to zero (FALU only)
- The Mode register is set to zero

Therefore after a reset the FMPY and FALU will be configured with the following operating modes:

- IEEE mode
- Freeze on interrupt mode disabled
- Parity is disabled
- Underflows and denormalized numbers are set to zero
- Overflows are set to infinity
- Round to nearest
- Borrow mode disabled
- The parity flag is not sticky

■ DATA PATH OPERATION

The FMPY and FALU provide two 36-bit input data ports (X, Y) and one 36-bit bidirectional data port (T). See the FMPY/FALU block diagrams. Data present at the T port is internally fed back to the X input multiplexer and may be selected with XSEL. In addition, the 64-bit Z result can be fed back to the Y input multiplexer (FALU only) and selected with YSEL. An operation which uses the Y feedback path must have the same precision as the operation which generated the feedback data.

XA and YA are configured as edge-triggered registers; data is loaded on the rising edge of CK1. XEN enables XA to be loaded, and YEN enables YA to be loaded. The operation of the instruction register is identical to that of XA and YA except that either XEN or YEN enable instructions to be loaded.

Z is also configured as an edge-triggered register. Data is loaded on the rising edge of CK2, and ZEN enables Z. The enables XEN, YEN and ZEN are latched internally, sampled on the rising edge of CK1, CK2. See timing diagrams for more information.

DOUBLE PRECISION OPERANDS

Transparent input latches XB and YB are used to store the most significant word of a double precision operand from ports X and Y. The latches are transparent when the MSWEN clock is high.

Double precision operand transfers to the FMPY/FALU consists of two steps. First, the most significant word is latched in XB/YB with MSWEN. The least significant word is then transferred through ports X and Y, concatenated with the contents of latches XB and YB, and then clocked in XA and YA with CK1.

Similarly, double precision operand transfers from the Z register/latch or T port will use XC to latch the most significant word. XC is transparent when MSWSEL is high. When MSWSEL is low, the least significant 36 bits of the result is output to the T port and fed back to the X input multiplexer. If XSEL is high, CK1 will clock the fedback operand into the XA register.

The full 64-bit result is clocked into the Z register with CK2. The output multiplexer then selects which half will appear at the T port. When MSWSEL is high, the most significant 36 bits of the result are output to the T port and are available at the X input multiplexer.

SINGLE PRECISION OPERANDS

Single precision operands are clocked directly into registers/latches XA and YA; latches XB/XC and YB are bypassed. The single precision result is always output to port T, regardless of the state of MSWSEL. Note that when a double precision operand is fed back to the Y input multiplexer (FALU only) and selected for a single precision instruction, only the least significant word will be used in the operation.

Y FEEDBACK PATH

Z result data can be fed back to the Y input multiplexer (FALU only). The input YSEL is clocked identically to I[7..0], then selects which data path will be used for the Y operand.

If the result of a single precision instruction is fed back along the Y feedback path and used as a double precision operand, the most significant 32 bits are undefined.

MULTICYCLE INSTRUCTIONS

There are several different possible operation times for the chip set. The B5000 FPU is designed around a 12.5nS cycle time. This implies that FALU operations take 2 cycles and multiplies take 3 cycles for single precision and 4 cycles for double precision. The clock enables, XEN and YEN, are used to disable CK1 during subsequent cycles of the multicycle operations. This ensures that the instruction and operands are valid through the entire multiple cycle operation.



■ CONTROL AND STATUS REGISTER DESCRIPTION

The FMPY and FALU each contain three registers which provide control and status information. Of the 4 hardware registers available (mode, flag, interrupt and SC) the B5000 archetecture only uses the mode register (for setting the operating mode).

86110	55126
Flag Register	Flag Register
Interrupt Enable Register	Interrupt Enable Register
Mode Register	Mode Register
	Shift Count Register

The Flag register holds the state of the device for the most recent instruction. The Interrupt Enable register determines the conditions upon which an interrupt will be generated. The Mode register allows control of operating modes. In addition, the FALU contains a Shift Count register which is used for Rotate and Shift instructions.


Status and control register writes use the X port and reads use the T port. The value output during a write instruction depends on the particular register being referenced. The following table describes the possible output values.

REGISTER ACCESSED	VALUE OUTPUT
Flag Register	Old Contents
Interrupt Enable Register	Old Contents
Mode Register	Old Contents
Shift Count Register	New Contents

The mode register is loaded on the rising edge of CK2.

Unused/don't care bits in the FMPY are set to logic one. These bits in the FALU are set to logic zero.

FLAG REGISTER



CRY

NOTE: dc is "don't care," these bits are not used

double precision operations.

B3, B2,
B1, B0
Parity Error Byte Location flags. When a parity error
has been detected at any port, one or more of these bits
will be active high to identify which bytes of the 32-bit
word contained the error. B3 signifies the most significant byte and B0 signifies the least significant byte.
These bits are shared between the MSW and LSW for

PT, PY, PX
Parity Error Port Location flags. When a parity error has been detected, one or more of these bits will be active high to signal the ports at which the error has occurred.
PT bit identifies the T bidirectional port, PY identifies the Y input port, and PX identifies the X input port.

Carry flag. Floating point arithmetic operations usually reset the carry flag (except: min, max and compare).

DIVZ Divide by zero flag. Definition applies only to the FMPY.

This bit is set for divides when a finite non-zero number is divided by zero.

DY, DX

Denormalized input flags. During floating point operations, one or both of these bits will be set if a denormalized number was received on either input port. DY signals a denormalized Y input, and DX flags a denormalized X input. The bits are set without regard to mode

register bits <0, 3>.

B5110/B5120

FLAG REGISTER (cont'd)

NaN

Not a Number flag. Only valid for floating point operations, this bit indicates that an operand received on one of the two input ports or the result output was not a number. In IEEE mode, a signaling NaN input causes both the NaN flag and the invalid operation flag to be set. A quiet NaN causes only the NaN flag to be set. In both cases, the output will be a quiet NaN.

The sign of NaN's follow arithmetic conventions. For example, -NaN multiplied by +NaN = -NaN. During square root operations, the sign of a NaN is the sign of the X input.

In DEC mode, reserved operands will set both the NaN and INV flags. A reserved operand is output, and the "value" of the output will be "-0." See DEC format section.

RND

Rounded Up output flag. This bit will be set whenever the normalized or wrapped output has been rounded away from zero.

INX

Inexact Result flag. This bit will be set whenever the output is not infinitely precise.

INV

Invalid Operation flag. This bit is set when an input operand is invalid for the requested operation. In IEEE mode, the following conditions cause an Invalid Operation flag:

- 1) A signaling NaN on either input
- 2) Magnitude subtraction of infinities, i.e. (+INF) + (-INF)
- 3) Zero multiplied with infinity
- 4) Zero divided by zero or infinity divided by infinity
- 5) Square root of a negative number
- 6) Conversion of a floating point number to an integer format when the operand overflows the integer format or is not representable

In DEC mode, INV will be active for the following conditions:

- 1) Reserved operand on either input
- 2) Zero/zero
- 3) Square root of a negative number
- 4) Case (6) above

UF

Underflow flag. This flag is set if the magnitude of the result of an operation is less than the minimum representable normalized number in the chosen format and not zero.

OV Overflow flag. This bit is set if the magnitude of the result of an operation is larger than the maximum representable normalized number in the chosen format.

ZR Zero flag. This bit is set if the integer result or the normalized floating point result is zero.

N Negative flag. This bit is set if the most significant bit of the result is set. Note that in IEEE mode, negative zero will set this flag.

PE Parity Error flag. If a parity error has been detected at register/latches XA or YA, this bit will be set. Parity errors will not be detected during flag register writes.

Odd parity is checked during every operation except flag register writes. Parity is checked on the bus even when the ports are disabled. Thus, parity checking can be performed for other devices attached to the bus which have no parity checking capability. Additionally, 8 bytes are always checked, even during single precision operations; the MSW latches should always be initialized with proper parity.

A parity error will occur if the parity bits plus the data word contain an even number of ones. An input of all zeros (data and parity) is a parity error.

INT Interrupt flag. This bit mirrors the hardware interrupt output. It will be set if one of the above conditions is true, the corresponding interrupt enable bit is set, and the IE bit is set in the Interrupt Enable register.

Access to the flag register is obtained by using the FREGx instructions. The flag port is a reflection of bits in the flag register.

The seven parity error status flags (bits <22..16>) are always "sticky." Once set they remain set until written as 0, the CLRFLAG instruction is executed, or the hardware reset is asserted. The parity error flag (PE) is also "sticky" if mode register bit eight (SP) is set.

Every arithmetic operation updates the flag register (unless the flag register is frozen). With the exception of the parity bits, each update will clear the existing bits and set them according to the current operation. Once frozen, the bits will be cleared by the CLRFLAG instruction, asserting the hardware reset pin, or writing zeros to the flag register.



INTERRUPT ENABLE REGISTER

13	12	11	10	9	8	7	6	5	4	3	2	1	0
ogv	5107		85.5	N S N					6,0	725		2.5	
MSB													LSB

NOTE: dc is "don't care," these bits have no effect 1 = enable, 0 = disable

Carry flag interrupt enable. Used only by the FALU. CRY enables an interrupt to occur if the CRY flag is asserted. Don't care in the FMPY.

DIVZ Divide by zero flag interrupt enable. Used only by the FMPY, enables an interrupt to occur if the DIVZ flag is asserted. Don't care in the FALU.

Denormalized number interrupt enable. Allows an interrupt DEN if either of the denormalized number flags (DX, DY) are

NaN Not a Number flag interrupt enable.

Inexact result flag interrupt enable. In IEEE mode, allows INX an interrupt whenever the INX flag is asserted.

Invalid operation flag interrupt enable. INV

UF Underflow flag interrupt enable.

OV Overflow flag interrupt enable.

Zero flag interrupt enable. ZR

Negative interrupt enable. Ν

PΕ Parity Error interrupt enable.

ΙE Master Interrupt enable. Must be set to a logic one for an interrupt to be generated for any of the above conditions.

The interrupt enable register allows a user to determine which condition(s) will activate an interrupt. An interrupt will occur if one or more of the above conditions is true, at least one of the corresponding enable bits is set, and the master interrupt enable bit is set.

The interrupt enable bits will not prevent the flags from being set.

Access to the interrupt enable register is accomplished using the IREGx instructions.

MODE REGISTER

13 - 10	9	8	7	6	5	4	3	2	1	0
Reserved	NA	SP	314	F.	Ad	O	U	P	FF	ID
MSB										LSB

1 = enable, 0 = disabled

NA NaN format mode. The definition of a NaN is controlled by this bit and is indicated below: (The B5000 archetecture sets this bit to a 1)

	Sign	Exponent	Fraction	NaN	Returned
				Type	NaN
bit $9 = 0$	0/1	FF (DP = 7FF)	0xxxx	Quiet	01000
	0/1	FF (DP = 7FF)	1xxxx	Signal	01000
bit 9 = 1	0/1 0/1	FF (DP = 7FF) FF (DP = 7FF)		Quiet Signal	11000 11000
	0/1	FF (DP = 7FF)	0xxxx	Signal	11000

Note: xxxx... ≠0 (see tables, next page)

Sticky Parity Flag mode. (Not used in B5000 archetecture.) SP When SP = 1, the parity error flag (PE, bit <1> of the flag register) is sticky, once set it will remain set. When sticky, the parity flag can be reset by asserting the reset pin, executing the CLRFLAG instruction, or writing a zero to the parity error flag bit. This mode bit has no effect on bits <16..22> of the flag register.

BM Borrow mode. (Not used in B5000 archetecture.) Only applies to the FALU, don't care for FMPY. When BM = 0, "normal" carry mode is used, i.e. the carry flag is set whenever there is a carry out of the FALU. When BM = 1, "DEC" carry mode is used, i.e. carry flag is set if a carry out of the FALU occurs during addition or if there is no carry (borrow) during subtraction.

Rounding mode. When in DEC mode R1, R0 should be set to R1, R0 0,0. When in IEEE mode the rounding operation is determined by the following chart.

R1	RO	ROUNDING MODE
0	0	Round to nearest
0	1	Round to zero
1	0	Round to - infinity
1	1	Round to + infinity

- IEEE Overflow mode, (In the B5000 archetecture this bit is set to 1.) When in IEEE mode, (ID = 0), IO = 1 causes overflows to be returned as wrapped numbers. If IO = 0, then overflows will be set to either infinity or the largest finite number, according to section 7.3 of the IEEE standard 754. When the ID = 1 (DEC mode), this bit should be zero.
- IU IEEE Underflow mode. (In the B5000 archetecture this bit is set to 1.) When in IEEE mode (ID = 0), IU = 1 causes underflows to be returned as wrapped numbers. If IU = 0, then underflows will be set to a properly signed zero and denormalized inputs will be flushed to zero. When the ID = 1 (DEC mode), this bit should be zero.
- Ignore Parity. When IP = 0, parity will not be checked. The seven parity status flags (B3, B2, B1, B0, PT, PY, and PX) become state bits; they will retain the previus state until written with the flag register write instruction, CLR FLAG, or hardware reset. The new state will subsequently be retained.

PE will be cleared every cycle unless sticky (SP=1), or frozen (FF=1). Writing the flag register with the PÉ bit set will cause a parity error indication. This bit will be cleared on the follwoing cycle unless sticky or frozen.

Freeze Flags on interrupt mode. (Not used in B5000 archetecture.) When FF is asserted, the bits in the flag register will "freeze" (i.e. remain in their current state) once an interrupt has been generated. The flags will remain frozen until a CLRFLAG instruction is executed, the hardware reset pin is asserted, zeros are written to the flag register or interrupt enable register, or the FF bit is cleared. The flag pins reflect the flag register and will be frozen along with the flag register.

B5110/B5120

MODE REGISTER (cont'd)

ID

IEEE/DEC mode. When this bit is asserted, the FMPY and FALU operate in DEC (F or G format) mode. When deasserted, or reset (ID=0) as it is in the B5000 architecture, IEEE mode is used.

Reserved

During mode register write operations, zeros must be written to the reserved bits to retain compatibility with future versions of the floating point chip set.

Access to the Mode Register is accomplished through the use of the MREGx instructions. If the IO, IU or ID bits are modified, the following cycle must be extended 3 ns.

SHIFT COUNT REGISTER

The Shift Count register contains a 7 bit two's complement number which indicates the count and direction for a shift or rotate instruction. Accessing this register is accomplished using the SCREGx instructions which may either write bits <6..0> of the X port or read these same bits (sign extended to 32 bits) from the T port. Only the FALU contains this register.

If the shift count register contains a value greater than zero for a shift or rotate instruction, a shift/rotate left of SC bits will be performed. If the value is zero, no shift or rotate will occur, and if the value is less than zero a right shift/rotate of -SC will be performed.


FIXED POINT FORMATS (INTEGER)

32 bit 2's complement fixed point format.

MSB LSB

Sign Bit

64 bit 2's complement fixed point format.






Sign Bit Most Significant Word

■ IEEE FLOATING POINT FORMAT

IEEE Standard 754-1985 binary floating point arithmetic single and double precision basic formats are supported by the FMPY and FALU. Extended formats are NOT supported. The floating point data word is made up of three parts: sign bit, biased exponent and fraction. See the IEEE Std. 754 for additional information.



The value of the floating point word is determined by the following tables

Single Precision (mode <9>=0)

Sign(s)	Exponent (e)	Fraction (f)	Interpretation
0/1	255	≠0, msb = 1	S
0/1	255	≠0, msb = 0	Q
0	255	0	+INF
1	255	0	- INF
0/1	1-254	f	(-1) ⁵ • 1.f • 2 ^{e-127}
0/1	0	≠0	DEN
0	0	0	+0
1	0	0	- 0

Double Precision (mode <9>=0)

Sign(s)	Exponent (e	Fraction (f)	Interpretation
0/1	2047	≠ 0, msb = 1	S
0/1	2047	≠0, msb = 0	Q
0	2047	0	+INF
1	2047	0	- INF
0/1	1-2046	f	(-1) ⁶ • 1.f • 2 ^{e-1023}
0/1	0	≠ 0	DEN
0	0	0	+0
1	0	0	-0

ROUNDING

The FMPY and FALU support all four IEEE-754 rounding modes. The rounding process will take a number and, if necessary, modify it to fit in the destinations format. The destination format can be single/double precision floating point or single/double precision fixed point.



■ IEEE FLOATING POINT FORMAT (cont'd)

Round to Nearest

This mode will round the infinitely precise result to the nearest representable value that fits in the destination format. Results that are halfway in between two representable values will be rounded toward the even result (result with LSB = 0 is delivered). This rounding mode is statistically unbiased because over a large number of random numbers half will be rounded up and half rounded down.

Round toward Zero

This mode will round the result to the closest representation whose magnitude is less than or equal to the infinitely precise result. Round to zero truncates all bits less significant than the destination fractions LSR

Round toward Plus Infinity

This mode will round the result to the closest representation, which is no less than the infinitely precise result. If the prerounded result is greater than the maximum representable normalized number, the result is rounded to plus infinity and the overflow flag is set.

Round toward Minus Infinity

This mode will round the result to the closest representation, which is no greater than the infinitely precise result. If the prerounded result is less than the minimum representable number, the result is rounded to minus infinity and the overflow flag is set.

OVERFLOWS AND UNDERFLOWS (WRAPPED MODE DISABLED)

The result of an operation which overflows or underflows when the wrapped mode is disabled, depends on the sign of the result and the rounding mode. The tables below illustrate the possible results.

Overflows

ROUNDING MODE	-OV	+ OV
Round to nearest	- INF	+ INF
Round to zero	- M	+ M
Round to - infinity	- INF	+ M
Round to + infinity	- M	+ INF

Where M is the largest normalized number.

Underflows

ROUNDING MODE	. UF	4 UF
Round to nearest	- 0	+ 0
Round to zero	-0	+ 0
Round to - infinity	- E	+ 0
Round to + infinity	- 0	+ E

Where E is the smallest normalized number.

■ DEC (VAX) FLOATING POINT FORMAT

The floating point ALU and Multiplier support the DEC F and G floating point formats. The DEC D and H formats are not supported. DEC floating point arithmetic is very similar to IEEE 754 arithmetic, but does not contain all of the special cases and operands that are defined in the IEEE specification. The F format corresponds to single precision IEEE, while the G format corresponds to double precision. For complete information on DEC format floating point arithmetic, see the VAX Architecture Handbook from Digital Equipment Corporation.

	MSB		LS
Format	•	•	1
F	1	8	23
G	(1)	(11)	(52)
	Where s = sign e = bias f = fract	ed exponent	

The value of the floating point word is determined by the following tables.

F Format

Signis	Exporten) (a)	Fraction (f)	Interpretation
0	0	0	0
0	0	≠0	"dirty" zero
1	0	any	R
0/1	1-255	any	(-1)*• 0.1f • 2**128

B5110/B5120

G Format

Sign(s)	Expanent (a)	Fraction (f)	Interpretation
0	0	0	0
0	0	≠ 0	"dirty" zero
1	0	any	R
0/1	1-2047	any	(-1)* • 0.1f • 2*-1024

The DEC F and G format sign, exponent, and fraction field widths are the same as their IEEE format counterparts, and both IEEE and DEC formats use a "hidden" bit to increase the resolution of their mantissas. The DEC "hidden" bit, however, is to the right of the binary point, while the IEEE "hidden" bit is to the left. Furthermore, the exponent biases of the two standards differ, leading to different representable number ranges.

Normalized Number Range

	Minimum	Maximum
IEEE Single	2 ⁻¹²⁶	2 ¹²⁷ • (2 - 2 ⁻²³)
DEC F	2 ⁻¹²⁸	2 ¹²⁶ • (2 - 2 ⁻²³)
IEEE Double	2 ⁻¹⁰²²	2 ¹⁰²³ • (2 - 2 ⁻⁵²)
DEC G	2 ⁻¹⁰²⁴	2 ¹⁰²² • (2 - 2 ^{.52})

Another difference is that the DEC formats lack denormalized numbers and does not have separate representations for positive and negative zero. A number with a sign of zero, an exponent of zero, and a nonzero mantissa is considered to be a "dirty" zero. On input, "dirty" zeros are treated exactly the same as the normal zero (except that "dirty" zeros cause the denormalized input flag to be raised), but they are never returned as a result.

DEC reserved operands are similar to IEEE signaling NaNs. When they are used as an operand, the invalid operation flag is raised and a reserved operand is returned as the result. Reserved operands are also output whenever an invalid operation (such as division by zero) or overflow occurs. DEC specifies that when a reserved operand is encountered, the destination register should not be changed. It is up to the user to ensure that this happens. Underflows raise the underflow flag and return a result of zero.

ROUNDING

DEC format arithmetic always rounds the infinitely precise result in the same way; there is no choice of rounding modes. The infinitely precise result is rounded to the nearest representable number. If two representable numbers are equally close to the infinitely precise result, then the one with the larger magnitude is chosen. This is thus slightly different from the IEEE round to nearest mode.

WORD ORDER

The VAX uses different word ordering for integer and floating point numbers. This ordering is NOT supported by the FALU and the FMPY. The distinction is important if the same data path is to be used for VAX compatible integer and floating point operations and conversions. The word order of either the floating point or the integer operands will have to be explicitly swapped before the operands are stored in memory. Single precision numbers can be rotated by 16 bit positions. Double precision numbers need their high and low words swapped and each rotated by 16 bit positions.

VAX 32 bit integer:

MSB LSB

VAX F floating:

BIT F floating:


MSB LSB

31 30 23 22 0

VAX 64 bit integer:

LSB-

MSB




Most Significant Word




VAX G floating:

LSB



Least Significant Word

MSB



Most Significant Word


BIT G floating:

LSB



Least Significant Word

MSB



Most Significant Word

MODE REGISTER

To implement DEC format arithmetic the following mode register bits must be set/reset.

5311	Value	Name
0	1	IEEE/DEC Format
3	0	IEEE Underflow mode
4	0	IEEE Overflow mode
5	0	IEEE Rounding mode
6	0	IEEE Rounding mode
7	1	Borrow mode (Borrow mode is only required if integer arithe- metic will be used.)

SCAN PATH ORDER

In Scan mode, data is transferred serially into the internal registers through SIN and out of the registers through SOUT on rising edges of SCK. The scan path operates as a first-in-first-out serial shift. The following diagram illustrates the order in which data is transferred.

FMULT:	FALU:
SCANIN →	<u>SCANIN</u> →
FSOEN	FSOEN
$Z_{63} \rightarrow Z_{31}Z_{32} \rightarrow Z_0$	$Z_{63} \rightarrow Z_{31}Z_{32} \rightarrow Z_{0}$
TSOEN	TSOEN
$X_{32} \rightarrow X_0X_{39} \rightarrow X_7$	$X_{32} \rightarrow X_0X_{39} \rightarrow X_7$
$XP_4 \rightarrow XP_0$	$XP_4 \rightarrow XP_0$
$X_{40} \rightarrow X_8X_{47} \rightarrow X_{15}$	$X_{40} \rightarrow X_8X_{47} \rightarrow X_{15}$
$XP_5 \rightarrow XP_1$	$XP_5 \rightarrow XP_1$
$X_{48} \rightarrow X_{16}X_{55} \rightarrow X_{23}$	$X_{48} \rightarrow X_{16}X_{55} \rightarrow X_{23}$
$XP_6 \rightarrow XP_2$	$XP_6 \rightarrow XP_2$
$X_{56} \rightarrow X_{24}X_{63} \rightarrow X_{31}$	$X_{56} \rightarrow X_{24}X_{63} \rightarrow X_{31}$
$XP_7 \rightarrow XP_3$	$XP_7 \rightarrow XP_3$
SINGLE	SINGLE
TPAR	TPAR
$Y_{32} \rightarrow Y_0 \dots Y_{39} \rightarrow Y_7$	YSEL -
$YP_4 \rightarrow YP_0$	$Y_{32} \rightarrow Y_0 \dots Y_{39} \rightarrow Y_7$
$Y_{40} \rightarrow Y_8Y_{47} \rightarrow Y_{15}$	$YP_4 \rightarrow YP_0$
$YP_5 \rightarrow YP_1$	$Y_{40} \rightarrow Y_8Y_{47} \rightarrow Y_{15}$
$Y_{48} \rightarrow Y_{16}Y_{55} \rightarrow Y_{23}$	$YP_5 \rightarrow YP_1$
$YP_6 \rightarrow YP_2$	$Y_{48} \rightarrow Y_{16}Y_{55} \rightarrow Y_{23}$
$Y_{56} \rightarrow Y_{24}Y_{63} \rightarrow Y_{31}$	$YP_6 \rightarrow YP_2$
YP ₇ → YP ₃	$Y_{56} \rightarrow Y_{24}Y_{63} \rightarrow Y_{31}$
l ₀ l ₇	$YP_7 \rightarrow YP_3$
MODE ₀ MODE ₆	ا ₀ ا ₇
MODE ₈ MODE ₉	MODE ₀ MODE ₉
INTEN ₀ INTEN ₇	INTEN _o INTEN ₇
INTEN ₉	INTEN ₉
INTEN ₁₀	INTEN ₁₀
	INTEN ₁₃
INTEN ₁₂	SC ₀ SC ₆
FLAG ₁ FLAG ₇	
FLAG ₉ FLAG ₁₂	FLAG ₁ FLAG ₇
FLAG ₁₆ FLAG ₂₂	FLAG ₉ FLAG ₁₁
FLAG ₈	FLAG ₁₃
→ SCANOUT	FLAG ₁₆ FLAG ₂₂
	FLAG ₈
	→ SCANOUT

NOTE:
$$Z_{63} \rightarrow Z_{31} \dots Z_{32} \rightarrow Z_0$$
 indicates the pattern $Z_{63} \rightarrow Z_{31} \rightarrow Z_{62} \rightarrow Z_{30} \dots Z_{32} \rightarrow Z_0$

NOTE: There is a separate parity bit (total of 8 parity bits each) for each byte in registers XA and YA.

NOTE: FLAG₈ (RND) is out of sequence in the scan path because the RND pin has been chosen to serve dual purpose as the SCANOUT pin. SINGLE indicates whether the current result is single precision (logic one) or double precision (logic zero) and is used to disable the output multiplexer during single precision outputs. TPAR indicates the state of the XSEL pin as of the last CK1 rising edge transition, and is used to determine the value of the PT and PX flags after a X register parity error.

■ SPECIFICATIONS

Absolute Maximum Ratings

Permanent damage may occur if any one absolute maximum rating is exceeded. Functional operation is not implied and device reliability may be impaired by exposure to higher than recommended operating and test conditions for extended periods of time.

Parameter	Symbol	Val With heatsink	Without heatsink	Units
Supply Voltage (V _{CC} = 0)	V _{ee}	-7.0 to 0	-7.0 to 0	V _{dc}
Input Voltage (V _{CC} = 0)	V _{ee}	V _{ee} to 0	V _{ee} to 0	V _{dc}
Output Source Current Continuous	l _{oc}	30	30	mAdc
Surge	los	100	100	mAdc
Maximum Storage Temperature	T _{st}	125	150	•c
Maximum Junction Temperature	Tj	135	225	·c

Recommended Operating and Test Conditions

The following environmental conditions pertain to guaranteed DC and switching characteristics. These conditions should not be exceeded during normal operation.

Parameter	Symbol	Min	Value Nom	Max	Units
Supply Voltage (V _{CC} = 0) Output Termination to - 2.0 V	V _{ee} R _T	-5.46	-5.20 50	-4.94	V _{dc} Ω
Operating Junction Temp (B5110) Operating Junction Temp (B5120)	T _{jo} 1 T _{jo} 1	28 20.5		135 124	ပံ ပံ

Note 1: Worst case junction temperature specified for worst case I

DC Characteristics

				Va	tue				
Parameter	Symbol	Symbol T _{io} min		nin T _{io} nom		T _{io} max		Units	
		Min	Max	Min	Mex	Min	Max		
Input Voltage High	V _{ih}	-1.17		-1.13		-1.07		V _{dc}	
Input Voltage Low	V _{il}		-1.48		-1.48		-1.45	V _{dc}	
Output Voltage High (Terminated)	V _{oh}	-1.02		-0.98		-0.92		v _{dc}	
Output Voltage Low (Terminated)	v _{ol}		-1.63		-1.63		-1.60	v_{dc}	

Parameter	Symbol	Min	Value Nom	Max	Units
Supply Current (V _{ee} =Min) B5110 B5120 Input Current High (V _{ih} = Max)	ee ee ee	-2.0 • -1.4		- 3.0 - 2.5 0.3	A _{dc} A _{dc} A _{dc} mA _{dc}



■ SWITCHING CHARACTERISTICS

The operation time of either the FMPY or FALU is a function of the instruction being executed and which switching characteristic is being referenced. Operation times can be calculated by adding the instruction execution time found in Table I for the operation being performed to the delay for the particular switching characteristic of interest.

Table I

FMPY Operation	Instruction ¹ Execution Time OP max 85116	Units
		O/AIS
Single precision floating point multiply	37.5	ns
Double precision floating point multiply	50	ns
32 X 32 integer multiply	45	ns
Single precision floating point divide	175	ns
Double precision floating point divide	300	ns
Single precision floating point square root	300	ns
Double precision floating point square root	560	ns
Single precision pass	37.5	ns
Double precision pass	50	ns
Register operations	40	ns

Table II

FALU Operation	Instruction ¹ Execution Time OP mex	Units
All floating point operations	25	ns
All conversions	25	ns
All integer operations	12.5	ns
Register operations	25	ns

NOTE 1: If the IO, IU, or ID bits of the mode register are modified, the following cycle must be extended 3ns to allow these bits to propagate throughout the part.

B5110/B5120


Parameter	Symbol	Units			
W. 14410411	-,	Min	Ногл	Max	
Setup and Hold Times					
Input Register Setup Time	trs	2.0			ns
Input Register Hold Time	t _{rh}	1.8			ns
MSWEN/MSWSEL to CK1 Hold Time	^t cdh	0.0			ns
MSWEN/MSWSEL Setup Time	t _{ms}	2.0			ns
MSWEN/MSWSEL Hold Time	^t mh	2.0			ns
X, Y Register Enable Setup Time	txyrs	2.5			ns
X, Y Register Enable Hold Time	txyrh	2.0	;		ns
Z Register Enable Setup Time (B5110)	tzrs	2.5			ns
Z Register Enable Setup Time (B5120)	tzrs	2.0			ns
Z Register Enable Hold Time	t _{zrh}	2.0			ns
XSEL, YSEL Setup Time	t _{srs}	2.5			ns
XSEL, YSEL Hold Time	tsrh	2.0			ns
Output Enable Setup Time (B5110)	t _{ftrs}	2.0			ns
Output Enable Setup Time (B5120)	t _{ftrs}	1.75			ns
Output Enable Hold Time	^t ftrh	2.5			ns
Register to Register					
Register to Register OP Time	t _{rr}			ОР	ns
Register to Register Hold Time	^t rrh	0			ns
Register Output Delay Time	^t rod	2.0		9	ns
Register Interrupt Output Delay Time	[‡] irod			10	ns
Register Parity Output Delay Time	^t prod			9	ns
Register Flag Output Delay Time	^t frod			9	ns
Clock and Enable Pulse Width					
Clock and Latch Pulse Duration High	^t ch	5.5			ns
Clock and Latch Pulse Duration Low	^t cl	5.5		•	ns
Enable Pulse Duration High	^t enh	5.5			ns
Enable Pulse Duration Low	t _{enl}	5.5			ns




Parameter	Symbol		Units		
ratamadi	зунка	Min	Nom	Max	unite
MSWSEL Output Delay					
Multiplexer Output Delay	^t mod	2		7	ns
Multiplexer Parity Output Delay	^t pmod	2		8	ns
Reset	.			!	
Reset To Status and Control			;		ns
Register Write Setup Time	t _{rst}	16.0			ns
Reset Pulse Duration		<u> </u>			ns
High	[‡] rsh	5.5			ns
Output Enables					
Synchronous Output Disable Delay	^t sdao			9	ns
Synchronous Output Enable Delay	^t seno			9	ns
Output Disable Delay Output Enable Delay	^t dao ^t eno			8 8	ns ns
Scan Path Switching Characteristics					
Scan Clock Pulse Width					
High	t _{sch}	10			ns
Low	t _{scl}	10			ns
Scan In Data Setup Time	t _{ss}	5			ns
Scan In Data Hold Time	t _{sh}	2			ns
Scan Mode Setup Time	t _{sms}	20			ns
Scan Mode Hold Time	t _{smh}	5			ns
Latch Enable Setup Time	^t sles	5			ns
Register Enable Setup Time	tsres	1.5			ns
Register Enable Hold Time	^t sreh	2			ns
Scan Data Output Delay	t _{sod}	3		15	ns

B5110/B5120


TIMING DIAGRAMS








B5110/B5120








This page intentionally left blank





Test Load Schematic


B5110/B5120

	PIN	OU ⁻	T															
,	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
S	VEE	vece	veci	72	74	19 0	78	VXX	voes	voca	T14	VEE	791	Tig	12	VCC1	VEC22	s
R	VEE	¥t	SIN	TOEN	71	75	n	711	Tic	Tie.	Tie	Tra	721	1792	T25	VIII	127	R
Q	76	×s	10	TROPA	ë	19	79	*	Tip	715	711	Tab	TZ:	124	184	126	Voti	Q
P	ХЭ	Χa	72							***************************************					T29	T90	7P3	Р
N	X8	XP0	X8			5110 DINT									731	NT	NaN	N
M	X10	811	29			16	9 F	NI	PG/	A PI	NOI	JT			VCC1	VEE	PE	м
L	X13	812	X13												VCC1	DIVZ	ACC5	L
K	ХРI	***	218												ВX	ov	MV	κ
J	vccı	*17	XIB												29	SOUT!	DEN	J
Н	XII	20 0	53					R(TT	ОМ					FSCEN	Ŋ	(#	н
G	Ø1	85 2	C5						VIE\						5	FOEN	Þ	G
F	æ	X24	X27												18	YSEL FALLI ONLY	ACCS	F
E	X28	X25	Х31												RESET	14	ts	Ε
D	X28	X30	XSEL.	VOC1											SMODE	11	VEE	D
С	VEE	7 234	MSWSEL	XEN	*1	Y3	Υ7	Y10	¥12	VP 1	¥17	Y21	Y23	Y26	¥30	ю	Ę	С
В	KP3	CK1	MSWEN	W.	¥2.	Y8	YE	,ç	Y13	Y14	YIS	YIS	VII2	¥24	YzB	YP3	SCR	В
Α.	R1.2 ³	CKZ	YEN	¥0	va	Y6	YPt)	VCC1	Y 11	YIS	Y16	Y20	Y22	¥25	¥27	¥29	YSI	A
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	

NOTE 1: OPTIONAL CAN BE LEFT AS A NO CONNECT NOTE 2: NO CONNECT ON FMPY NOTE 3: MUST BE TIED HIGH



■ PACKAGING DRAWING AND DIMENSIONS



DOCUMENTATION

Application Notes


Title	Description	Literature #
AN-1	Designing a micro-sequenced CPU with the B3110/B3120	MKTG-T003
AN-2	System considerations for thermal management	MKTG-T002
AN-3	Designing Floating Point Architectures with the B3110/B3120 —	MKTG-T004
	B2110/B2120	
AN-4	ECL 10KH/100K interfacing techniques	MKTG-T005

Technical Notes

Title	Description	Literature#
TN-1	Wrapped number processing techniques with the	MKTG-T006
	B3110/B3120 — B2110/B2120 floating point chip set	
TN-2	Computing the IEEE remainder with B3110/B3120 — B2110/B2120	MKTG-T007

ORDERING INFORMATION

Bit products are available in a number of options for screening and packaging. The order number is formed by a combination of the following for device number, speed option (if applicable), packaging, and screening.



SALES OFFICES

Northwest Sales Office:

12930D Saratoga Ave. Saratoga, CA 95070 (408) 996-2060

Southwest Sales Office:

575 Anton Blvd., 3rd Floor Costa Mesa, CA 92626 (714) 432-6396

Northeast Sales Office:

50 Mall Road, Suite #201 Burlington, MA 01803 (617) 229-1510

Southeast Sales Office:

214 Parkway 575 Woodstock, GA 30180 (404) 591-2285



1050 N.W. COMPTON DRIVE Beaverton, OR 97006 (503) 629-5490

The information in this document has been carefully checked and is believed to be accurate. BIT does not assume any responsibility for its use, nor for any Infringements of patents or rights of third parties which may result from its use. No circuit patent rights are implied. BIT reserves the right to make changes to the specifications in order to improve design or performance characteristics.

© SPARC is a trademark of Sun Microsystems, Inc. © DEC and VAX are registered trademarks of Digital Equipment Corporation..

Copyright © 1989 BIT All rights reserved 7/89

MKTG-D014 3し