

MITSUBISHI LSIs (SRAM MODULE)
**MH12808TNA-85,-10,-12,-15/
 MH12808TNA-85H,-10H,-12H,-15H**
 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM


DESCRIPTION

The MH12808TNA is a 1048576-bits CMOS static RAM module organized as 131072-words by 8-bits. It consists of four industry standard 32K x 8 static RAMs and one decoder.

The stand-by current is low enough for a battery backup application. It is mounted a flat package on a 32-pin dual in line package and configured in an industrial standard 128K x 8-bits pin out.

FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
MH12808TNA-85	85ns	70mA	200 μ A
MH12808TNA-10	100ns		
MH12808TNA-12	120ns		
MH12808TNA-15	150ns		
MH12808TNA-85H	85ns	40 μ A	
MH12808TNA-10H	100ns		
MH12808TNA-12H	120ns		
MH12808TNA-15H	150ns		



- JEDEC standard 32-pin 600mil pin out
- Single +5V power supply
- No clocks, no refresh
- Data-hold on +2V power supply
- Directly TTL compatible: All inputs and outputs
- Three-state outputs: OR-tie capability
- Simple memory expansion by S
- OE prevents data contention in the I/O bus
- Common data I/O
- Solder dipping lead

APPLICATION

Small capacity memory units

MH12808TNA

1048576-BIT
(131072-WORD BY 8-BIT)CMOS STATIC RAM

FUNCTION

The operation mode of the MH12808TNA is determined by a combination of the device control inputs \bar{S} , \bar{W} and \bar{OE} . Each mode is summarized in the function table. (see next page)


A write cycle is executed whenever the low level \bar{W} overlaps with the low level \bar{S} . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \bar{W} , \bar{S} , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable \bar{OE} directly controls the output stage. Setting the \bar{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \bar{W} at a high level and \bar{OE} at a low level while \bar{S} are in an active state.

When setting \bar{S} at a high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \bar{S} . The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

\bar{S}	\bar{W}	\bar{OE}	Mode	DQ	I_{CC}
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Write	DIN	Active
L	H	L	Read	DOUT	Active
L	H	H		High-impedance	Active



MH12808TNA

**1048576-BIT
(131072-WORD BY 8-BIT)CMOS STATIC RAM**

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage	With respect to GND	- 0.3~7	V
V _I	Input voltage		- 0.3~V _{cc} + 0.3	V
V _o	Output voltage		0~V _{cc}	V
P _d	Power dissipation	T _a = 25 °C	700	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		- 40~125	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70 °C, unless otherwise noted)

symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{cc}	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
V _{IH}	High input voltage	2.2		V _{cc} +0.3	V
V _{IL}	Low input voltage	- 0.3		0.8	V

ELECTRICAL CHARACTERISTICS (T_a = 0~70 °C, V_{cc} = 5V ± 10 %, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High input voltage		2.2		V _{cc} +0.3	V
V _{IL}	Low input voltage		- 0.3		0.8	V
V _{OH}	High output voltage	I _{OH} = - 1mA	2.4			V
V _{OL}	Low output voltage	I _{OL} = 2mA			0.4	V
I _I	Input leakage current	V _I = 0~V _{cc}			± 4	μ A
I _o	Output current in off-state	$\bar{S} = V_{IH}$ or $\bar{OE} = V_{IH}$, V _{I/O} = 0~V _{cc}			± 4	μ A
I _{cc1}	Active supply current (AC. MOS level)	$\bar{S} < 0.2$, output open other input < 0.2V or > V _{cc} - 0.2V Min. cycle		30	65	mA
I _{cc2}	Active supply current (AC. TTL level)	$\bar{S} = V_{IL}$, output open other input = V _{IL} or V _{IH} Min. cycle		35	70	mA
I _{cc3}	Stand-by supply current	$\bar{S} \geq V_{cc} - 0.2V$ A ₁₅ and A ₁₆ ≤ 0.2V or ≥ V _{cc} - 0.2V Other inputs = 0~V _{cc}	TNA		400	μ A
			TNA-H		80	
I _{cc4}	Stand-by supply current	$\bar{S} = V_{IH}$, Other inputs = 0~V _{cc}			15	mA
C _i	Input capacitance (T _a = 25 °C)	V _I = GND, V _i = 25mVrms, f = 1MHz			30	pF
C _o	Output capacitance (T _a = 25 °C)	V _o = GND, V _o = 25mVrms, f = 1MHz			30	pF

Note 1 : Direction for current flowing into IC is indicated as positive (no mark).
2 : Typical value is V_{cc} = 5V, T_a = 25 °C.

MH12808TNA

1048576-BIT

(131072-WORD BY 8-BIT)CMOS STATIC RAM

SWITCHING CHARACTERISTICS (T_a = 0~70°C, V_{cc} = 5V ± 10%, unless otherwise noted)

Read cycle

Symbol	Parameter	Limits												Unit
		MH12808TNA-85			MH12808TNA-10			MH12808TNA-12			MH12808TNA-15			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t _{CR}	Read cycle time	85			100			120			150			ns
t _{a(A)}	Address access time			85			100			120			150	ns
t _{a(S)}	Chip select access time			85			100			120			150	ns
t _{a(OE)}	Output enable access time			45			50			60			75	ns
t _{dis(S)}	Output disable time after \bar{S} high			30			35			40			45	ns
t _{dis(OE)}	Output disable time after \bar{OE} high			25			30			35			40	ns
t _{en(S)}	Output enable time after \bar{S} low	5			10			10			10			ns
t _{en(OE)}	Output enable time after \bar{OE} low	5			5			10			10			ns
t _{v(A)}	Data valid time after address change	20			20			20			20			ns

TIMING REQUIREMENTS (T_a = 0~70°C, V_{cc} = 5V ± 10%, unless otherwise noted)

Write cycle


Symbol	Parameter	Limits												Unit
		MH12808TNA-85			MH12808TNA-10			MH12808TNA-12			MH12808TNA-15			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t _{cw}	Write cycle time	85			100			120			150			ns
t _{w(W)}	Write pulse width	55			60			60			70			ns
t _{su(A)}	Address set up time	0			0			0			0			ns
t _{su(A-\bar{W}H)}	Address set up time with respect to \bar{W} high	80			90			95			100			ns
t _{su(S)}	Chip select set up time	75			85			95			100			ns
t _{su(D)}	Data set up time	30			35			35			40			ns
t _{h(D)}	Data hold time	0			0			0			0			ns
t _{rec(W)}	Write recovery time	0			0			0			0			ns
t _{dis(W)}	Output disable time after \bar{W} low			25			30			35			40	ns
t _{dis(OE)}	Output disable time after \bar{OE} high			25			30			35			40	ns
t _{en(W)}	Output enable time after \bar{W} high	5			5			10			10			ns
t _{en(OE)}	Output enable time after \bar{OE} low	5			5			10			10			ns

MH12808TNA


**1048576-BIT
(131072-WORD BY 8-BIT)CMOS STATIC RAM**

TIMING DIAGRAM

Read cycle




Write cycle (\bar{W} control)



MH12808TNA

1048576-BIT
(131072-WORD BY 8-BIT)CMOS STATIC RAM

Write cycle (\bar{S} control)



Note 3: Test condition

Input pulse level: 0.4~2.4V
Input pulse rise/fall time: 10ns
Load: 1TTL, $C_L = 100\text{pF}$
Conditions of assessment: 1.5V

4: Hatching indicates the state is don't care.

5: Writing is executed in overlap of \bar{S} and \bar{W} low.

6: If \bar{W} goes low simultaneously with or prior to \bar{S} , the output remains in the high-impedance state.

7: Don't active inverted phase signal externally when DQ pin is in output mode.

POWER DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS ($T_a = 0\sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2			V
$V_I(\bar{S})$	Chip select input \bar{S}	$2.2\text{V} \leq V_{CC(PD)}$	2.2			V
		$2\text{V} \leq V_{CC(PD)} \leq 2.2\text{V}$		$V_{CC(PD)}$		
$I_{CC(PD)}$	Power down supply current	$V_{CC} = 3\text{V}$, A_{15} and $A_{16} \leq 0.2\text{V}$ or $\geq V_{CC} - 0.2\text{V}$ Other inputs = $0\sim V_{CC}$	TNA		200	μA
			TNA-H		40 (Note B)	

Note 8: $T_a = 25^\circ\text{C}$, $I_{CC(PD)} = 9\mu\text{A}$

TIMING REQUIREMENTS ($T_a = 0\sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power down setup time		0			ns
$t_{rec(PD)}$	Power down recovery time		t_{CR}			ns

POWER DOWN CHARACTERISTICS

