

Look-Ahead Carry Generators

SN54S182 SN74S182

Features/Benefits

- Provides lookahead carry across a group of four 'S381s
- Capable of multilevel lookahead carry for high-speed arithmetic operations over long wordlengths
- High-speed operation

Description

The SN54S182 and SN74S182 are high-speed, lookahead carry generators capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full lookahead across n-bit adders. Carry, carry-generate and carry-propagate functions are provided as enumerated in the pin designation table below.

When used in conjunction with 74S381, 74F381, 74S181 or 2901 arithmetic logic units (ALU), these generators provide high-speed carry lookahead capability for any word length. Each 'S182 generates the lookahead (anticipated carry) across a group of four ALUs and, in addition, other carry lookahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to any number of levels.

The carry functions (input, outputs, generate and propagate) of the carry lookahead generators are implemented in the compatible form for directed connection to the ALU. Logic equations for the 'S182 are:

$$C_{n+x} = G_0 + P_0 C_n$$

$$C_{n+y} = G_1 + P_1 G_0 + P_1 P_0 C_n$$

$$C_{n+z} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n$$

$$\bar{G} = \bar{G}_3 + P_3 \bar{G}_2 + P_3 P_2 \bar{G}_1 + P_3 P_2 P_1 \bar{G}_0$$

$$\bar{P} = P_3 P_2 P_1 P_0$$

or

$$\bar{C}_{n+x} = \bar{Y}_0 (X_0 + C_n)$$


$$\bar{C}_{n+y} = \bar{Y}_1 [X_1 + Y_0 (X_0 + C_n)]$$

$$\bar{C}_{n+z} = \bar{Y}_2 \{X_2 + Y_1 [X_1 + Y_0 (X_0 + C_n)]\}$$

$$Y = Y_3 (X_3 + Y_2) (X_3 + X_2 + Y_1) (X_3 + X_2 + X_1 + Y_0)$$

$$X = X_3 + X_2 + X_1 + X_0$$


Pin Configuration



Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE
SN54S182	F, J, W, (20L)	Military
SN74S182	N, J	Commercial

Logic Diagram



Summarizing Tables

FUNCTION TABLE FOR C_{n+y} OUTPUT

INPUTS	OUTPUT
$\bar{G}_1 \bar{G}_0 \bar{P}_1 P_0 C_n$	C_{n+y}
L X X X X	H
X L L X X	H
X X L L H	H
All other combinations	L

FUNCTION TABLE FOR \bar{P} OUTPUT

INPUTS	OUTPUT
$P_3 P_2 P_1 P_0$	\bar{P}
L L L L	L
All other combinations	H

FUNCTION TABLE FOR C_{n+x} OUTPUT

INPUTS	OUTPUT
$\bar{G}_0 \bar{P}_0 C_n$	C_{n+x}
L X X	H
X L H	H
All other combinations	L

FUNCTION TABLE FOR \bar{G} OUTPUT

INPUTS	OUTPUT
$\bar{G}_3 \bar{G}_2 \bar{G}_1 \bar{G}_0 P_3 P_2 P_1$	\bar{G}
L X X X X X X	L
X L X X L X X	L
X X L X L L X	L
X X X L L L L	L
All other combinations	H

FUNCTION TABLE FOR C_{n+z} OUTPUT

INPUTS	OUTPUT
$\bar{G}_2 \bar{G}_1 \bar{G}_0 P_2 P_1 P_0 C_n$	C_{n+z}
L X X X X X X	H
X L X L X X X	H
X X L L L X X	H
X X X L L L H	H
All other combinations	L

H = High Level, L = Low Level, X = Irrelevant. Any inputs not shown in a given table are irrelevant with respect to that output.

Absolute Maximum Ratings

Supply voltage V_{CC}	7 V
Input voltage	5.5 V
Storage temperature range	-65° to +150°C

Operating Conditions

SYMBOL	PARAMETER	MILITARY			COMMERCIAL			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating free-air temperature	-55		125	0		75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS		MILITARY			COMMERCIAL			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
V_{IL}	Low-level input voltage					0.8			0.8	V
V_{IH}	High-level input voltage			2						V
V_{IC}	Input clamp voltage	$V_{CC} = \text{MIN}$	$I_I = -18 \text{ mA}$			-1.2			-1.2	V
I_{IL}	Low-level input current	$V_{CC} = \text{MAX}$	$V_I = 0.5 \text{ V}$	Cn input		-2			-2	mA
				$\overline{P3}$ input		-4			-4	
				$\overline{P2}$ input		-6			-6	
				$\overline{P0}, \overline{P1},$ $\text{or } \overline{G3}$ input		-8			-8	
				$\overline{G0}$ or $\overline{G2}$		-14			-14	
				$\overline{G1}$ input		-16			-16	
I_{IH}	High-level input current	$V_{CC} = \text{MAX}$	$V_I = 2.7 \text{ V}$	Cn input		50			50	μA
				$\overline{P3}$ input		100			100	
				$\overline{P2}$ input		150			150	
				$\overline{P0}, \overline{P1},$ $\text{or } \overline{G3}$ input		200			200	
				$\overline{G0}$ or $\overline{G2}$		350			350	
				$\overline{G1}$ input		400			400	
I_I	Maximum input current	$V_{CC} = \text{MAX}$	$V_I = 5.5 \text{ V}$			1			1	mA
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}$ $V_{IL} = 0.8 \text{ V}$	$V_{IH} = 2 \text{ V}$ $I_{OL} = 20 \text{ mA}$			0.5			0.5	V
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}$ $V_{IL} = 0.8 \text{ V}$	$V_{IH} = 2 \text{ V}$ $I_{OH} = -1 \text{ mA}$	2.5	3.4		2.7	3.4		V
I_{OS}	Output short-circuit current*	$V_{CC} = \text{MAX}$		-40	-100		-40	-100		mA
I_{CCL}	Supply current, all outputs low	$V_{CC} = \text{MAX}$	See Note 1	69	109		69	99		mA
I_{CCH}	Supply current, all outputs high	$V_{CC} = 5 \text{ V}$	See Note 2	35			35			mA

* Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


NOTE: 1. I_{CCL} is measured with all outputs open, inputs $\overline{G0}$, $\overline{G1}$ and $\overline{G2}$ at 4.5 V, and all others inputs grounded.

2. I_{CCH} is measured with all outputs open, inputs $\overline{P3}$ and $\overline{G3}$ at 4.5 V, and all others inputs grounded.


Switching Characteristics $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	FROM (INPUT)	TO (OUTPUT)	5/74S182		UNIT
					TYP	MAX	
t_{PLH}	Propagation delay time, low-to-high	$C_L = 15\text{ pF}$ $R_L = 280\Omega$	$\overline{G0}, \overline{G1}, \overline{G2}, \overline{G3}$	$C_n + x, C_n + y$ or $C_n + z$	4.5	7	ns
t_{PHL}	Propagation delay time, high-to-low		$\overline{P0}, \overline{P1}, \overline{P2}$ or $\overline{P3}$		4.7	7	ns
t_{PLH}	Propagation delay time, low-to-high		$\overline{G0}, \overline{G1}, \overline{G2}, \overline{G3}$	\overline{G}	5	7.5	ns
t_{PHL}	Propagation delay time, high-to-low		$\overline{P1}, \overline{P2}$, or $\overline{P3}$		7	10.5	ns
t_{PLH}	Propagation delay, low-to-high		$\overline{P0}, \overline{P1}, \overline{P2}$ or $\overline{P3}$	\overline{P}	4.5	6.5	ns
t_{PHL}	Propagation delay, high-to-low				6.5	10	ns
t_{PLH}	Propagation delay, low-to-high		C_n	$C_n + x, C_n + y$ or $C_n + z$	6.5	10	ns
t_{PHL}	Propagation delay high-to-low				7	10.5	ns


Standard Test Load



* The "TEST POINT" is driven by the output under test, and observed by instrumentation.



Die Configuration



A 24-bit ALU made from 'S381s and 'S182s

Die Size: 53x57 mil²