

# MX•COM, INC. Mixed Signal ICs

## DATA BULLETIN

# MX109

Low Voltage, Full Duplex  
CVSD CODEC with Serial Control

Document #2048-0121.004 February 1995  
Preliminary Information

### Features

- Single Chip Full Duplex CVSD CODEC
- On-chip Input & Output Filters
- On-chip Volume Control
- Wide Frequency Reference using Ceramic Oscillator
- Low Power, Single Supply Analog CMOS

### Applications

- Digital Cordless Phones
- Digital PCN/PCS Systems
- Digital Delay Lines
- Digital Voice Storage
- Multiplexers, Switches & Phones
- Time Domain Scramblers
- Rechargeable Cell Operation





Figure 1 - Internal Block Diagram

### AVAILABLE PACKAGES



MX109DW  
16 pin SOIC



MX109J (CDIP)  
MX109P (PDIP)  
16 pins

### Description

The MX109 is a Continuously Variable Slope Delta Modulation (CVSD) Codec designed for use in cordless telephones. The device is suitable for applications in delta multiplexers, switches and phones. Encoder input and decoder output switched capacitor filters are incorporated on-chip.

Sampling clock rates can be externally injected in the 8-64k bits/second range. The internal clocks are derived from an on-chip reference oscillator driven by an externally connected crystal or ceramic resonator.

The encoder has an enable function for use in multiplexer applications. When not enabled the encoder output remains in a high-impedance "tri-state" mode.

The MX109 is a low-power CMOS device. It is available in PDIP, CDIP and SOIC packages.

## PIN FUNCTION CHART

| Pin | Function   |
|-----|--|
| 1   | <b>Xtal/Clock (I/P):</b> Input to the clock oscillator inverter. A 3.58 MHz Xtal input or externally derived clock is injected here. See Figure 3.   |
| 2   | <b>Xtal (O/P):</b> The 3.58 MHz output of the clock oscillator inverter.   |
| 3   | <b>Encoder Data Clock:</b> A logic port. External encode clock input.  |
| 4   | <b>Encoder Output:</b> The encoder digital output.   |
| 5   | <b>Encoder Data Enable:</b> Data is made available at the encoder output pin by control of this input. Internal 1 M $\Omega$ pullup.   |
| 6   | N/C  |
| 7   | <b>Encoder Input:</b> The analog signal input. Internally biased at $V_{DD}/2$ , this input requires an external coupling capacitor. The source impedance should be less than 100 $\Omega$ . Output channel noise levels will improve with an even lower source impedance. See Figure 3. |
| 8   | $V_{SS}$ : Negative Supply   |
| 9   | <b>Bias Out:</b> Normally at $V_{DD}/2$ bias.  |
| 10  | <b>Decoder Output:</b> The recovered analog signal is output at this pin. It is the buffered output of a bandpass filter and requires external components.   |
| 11  | <b>Decoder Input:</b> The received digital signal input. Internal 1 M $\Omega$ pullup.   |
| 12  | <b>Decoder Data Clock:</b> A logic port. External decode clock input.  |
| 13  | <b>Serial Clock:</b> This is the serial clock input.   |
| 14  | <b>Serial Data:</b> This is the serial data input. Data is loaded in the following order: VOL3, VOL2, VOL1, VOL0, ALGO, FORCE IDLE.  |
| 15  | <b>Serial Load/Latch Enable:</b> A logic 1 applied to this input will enable serial programming.   |
| 16  | $V_{DD}$ : Positive Supply.  |

## CODEC INTEGRATION




Figure 2 - System Configuration Showing the MX109




Figure 3 - Recommended External Components

## CONTROL DATA

Serial data is loaded into the MX109's serial shift register together with the serial clock. When a logic "0" is applied to the Load/Latch input the serial data is loaded into the parallel register. A logic "1" on the Load/Latch input latches the data into the parallel register to be used elsewhere in the chip. The data word format and bit settings are shown below. The timing diagram for loading the serial data is shown in Figure 4.

### Data Word Format

|                       |            |            |            |            |                     |                       |                       |
|-----------------------|------------|------------|------------|------------|---------------------|-----------------------|-----------------------|
| D7<br>VOL3            | D6<br>VOL2 | D5<br>VOL1 | D4<br>VOL0 | D3<br>ALGO | D2<br>FORCE<br>IDLE | D1<br>RESERVED<br>(0) | D0<br>RESERVED<br>(0) |
| AMP/ATTENUATION LEVEL |            |            |            |            |                     |                       |                       |

### Bit Settings

#### Gain/Attenuation Selection

| GAIN  | VOL3 | VOL2 | VOL1 | VOL0 |
|-------|------|------|------|------|
| 9dB   | 1    | 1    | 1    | 1    |
| 6dB   | 1    | 1    | 1    | 0    |
| 3dB   | 1    | 1    | 0    | 1    |
| 0dB   | 1    | 1    | 0    | 0    |
| -3dB  | 1    | 0    | 1    | 1    |
| -6dB  | 1    | 0    | 1    | 0    |
| -9dB  | 1    | 0    | 0    | 1    |
| -12dB | 1    | 0    | 0    | 0    |
| -15dB | 0    | 1    | 1    | 1    |
| -18dB | 0    | 1    | 1    | 0    |
| -21dB | 0    | 1    | 0    | 1    |
| -24dB | 0    | 1    | 0    | 0    |
| -27dB | 0    | 0    | 1    | 1    |
| -30dB | 0    | 0    | 1    | 0    |
| -33dB | 0    | 0    | 0    | 1    |
| MUTE  | 0    | 0    | 0    | 0    |


#### Companding Algorithm Settings

| ALG | Algorithm Status |
|-----|------------------|
| 0   | 3-bit companding |
| 1   | 4-bit companding |

#### Forced Idle Settings

| FORCE IDLE | Encoder Output      |
|------------|---------------------|
| 1          | 10101010 . . .      |
| 0          | CVSD encoded signal |


## SERIAL INTERFACE TIMING



| Abbreviation | Description                   | Time      |
|--------------|-------------------------------|-----------|
| $t_{SCH}$    | Serial Clock high pulse width | 50ns min. |
| $t_{SU}$     | Data set-up time              | 30ns min. |
| $t_{LL}$     | Load/Latch set-up time        | 50ns min. |
| $t_{SCL}$    | Serial Clock low pulse width  | 50ns min. |
| $t_H$        | Data hold time                | 40ns min. |
| $t_{LLW}$    | Load/Latch pulse width        | 80ns min. |

Figure 4 - Serial Interface Timing



## CODEC TIMING INFORMATION



| Abbreviation   | Description                 | Time             |
|----------------|-----------------------------|------------------|
| $t_{CH}$       | Clock pulse width (logic 1) | 1.0 $\mu$ s min. |
| $t_{CL}$       | Clock pulse width (logic 0) | 1.0 $\mu$ s min. |
| $t_{IR}$       | Clock rise time             | 100ns typ.       |
| $t_{IF}$       | Clock fall time             | 100ns typ.       |
| $t_{SU}$       | Data set-up time            | 450ns max.       |
| $t_H$          | Data hold time              | 600ns min.       |
| $t_{SU} + t_H$ | Data true time              | 1.5 $\mu$ s typ. |
| $t_{PCO}$      | Clock to output delay time  | 750ns typ.       |
| $t_{DR}$       | Data rise time              | 100ns typ.       |
| $t_{DF}$       | Data fall time              | 100ns typ.       |
|                | Xtal input frequency        | 3.58MHz          |

Figure 5 - Codec Timing

## CODEC PERFORMANCE



# SPECIFICATIONS

## Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not suggested.

|  |                             |
|--|-----------------------------|
| Supply Voltage   | -0.3 to 7.0V                |
| Input Voltage at any pin<br>(ref $V_{ref}=0V$ )        | -0.3 to ( $V_{DD} + 0.3V$ ) |
| Sink/Source Current<br>(Supply)                        | $\pm 30mA$                  |
| (Other Pins)   | $\pm 20mA$                  |
| Total Device Dissipation<br>(@ $T_{amb}=25^{\circ}C$ ) | 800mW max.                  |
| Derating   | 10 mW/C                     |
| Operating Temperature                                  | -30°C to +70°C              |
| Storage Temperature                                    | -40°C to +85°C              |

## Operating Limits

All devices were measured under the following conditions unless otherwise noted.



|   |
|---|
| $V_{DD} = 5.0V$                         |
| Audio Test Frequency = 820Hz            |
| $T_{AMB} = 25^{\circ}C$                 |
| Sample Clock Rate = 32 kbps             |
| Xtal/Clock $f_o = 3.58MHz$              |
| Audio level 0dB ref (0 dBmO) = 500mVrms |

| Characteristics                      | See Note | Min.         | Typ. | Max.         | Unit       |
|--------------------------------------|----------|--------------|------|--------------|------------|
| <b>Static Values</b>                 |          |              |      |              |            |
| Supply Voltage                       | 1        | 3.6          | -    | 5.5          | V          |
| Supply Current                       |          | -            | 5.0  | -            | mA         |
| Input Logic "1"                      |          | 70% $V_{DD}$ | -    | -            | V          |
| Input Logic "0"                      |          | -            | -    | 30% $V_{DD}$ | V          |
| Output Logic "1"                     |          | 80% $V_{DD}$ | -    | -            | V          |
| Output Logic "0"                     |          | -            | -    | 20% $V_{DD}$ | V          |
| Digital Input Impedance              |          |              |      |              |            |
| Logic I/O Pins                       |          | -            | 10   | -            | M $\Omega$ |
| Logic Input Pins, Pullup Resistor    | 2        | 300          | -    | -            | k $\Omega$ |
| Digital Output Impedance             |          | -            | 4    | -            | k $\Omega$ |
| Analog Input Impedance               |          | -            | 100  | -            | k $\Omega$ |
| Analog Output Impedance              | 6        | -            | 200  | -            | $\Omega$   |
| Insertion Loss                       | 2        | -            | 0    | -            | dB         |
| <b>Dynamic Values</b>                |          |              |      |              |            |
| <u>Encoder:</u>                      |          |              |      |              |            |
| Analog Signal Input Levels           | 6        | -30          | -    | +6           | dB         |
| Principal Integrator Frequency       |          | -            | 275  | -            | Hz         |
| Encoder Passband                     |          | -            | 3700 | -            | Hz         |
| Comand Time Constant                 |          | -            | 4    | -            | ms         |
| <u>Decoder:</u>                      |          |              |      |              |            |
| Analog Signal Output Levels          | 6        | -33          | 0    | +9           | dB         |
| Decoder Passband                     | 3        | -            | 3700 | -            | Hz         |
| <u>Encoder/Decoder (Full Codec):</u> |          |              |      |              |            |
| Passband                             |          | 300          | -    | 3400         | Hz         |
| Stopband                             |          | 6            | -    | 10           | KHz        |
| Stopband Attenuation                 |          | -            | 60   | -            | dB         |
| Passband Gain                        |          | -            | 0    | -            | dB         |
| Passband Ripple                      |          | -3           | -    | +3           | dB         |
| Output Noise (Input Short Circuit)   |          | -            | -60  | -            | dB         |
| Group Delay Distortion               | 4        |              |      |              |            |
| (1000Hz-2600Hz)                      |          | -            | -    | 450          | $\mu s$    |
| (600Hz-2800Hz)                       |          | -            | -    | 750          | $\mu s$    |
| (500Hz-3000Hz)                       |          | -            | -    | 1.5          | $\mu s$    |
| Xtal/Clock Frequency                 |          | 3.0          | 3.58 | 4.0          | MHz        |

### NOTES:

- Dynamic characteristics specified at 5V only.
- All logic inputs except Encoder and Decoder Data Clocks.
- With passband gain of  $\pm 1dB$ .
- Group Delay Distortion for the full codec is relative to the delay with an 820Hz, -20dB signal at the encoder input.
- Relative Timings are shown in Figure 4.
- Recommended values.





## Package Information

The MX109 16-lead Plastic DIP package is shown in Figure 9, the SOIC package in Figure 10, and the Ceramic DIP in Figure 11. For identification purposes the packages have an ident spot adjacent to pin 1.

## Handling Precautions

The MX109 is a CMOS LSI circuit which includes input protection. However, precautions should be taken to prevent static discharges which may cause damage.




Figure 10 - MX109P




Figure 11 - MX109DW




Figure 12 - MX109J