

HM11S220

240-Output LCD Segment/Common Driver IC

AUGUST. 2000.

VER 0.0

Hynix Semiconductor, Inc.

HM11S220 Specification revision history		
Version	Content	Date
0.0	1. New documentation	Aug. 2000

CONTENTS

1. INTRODUCTION	4
2. FEATURES	4
3. BLOCK DIAGRAM	5
4. PIN DESCRIPTION	6
4-1. Pin Description	
4-2. Pin Connections	
5. FUNCTIONAL DESCRIPTION	8
5-1. Pin Functions	8
a. Pin Functions(Segment mode)	
b. Pin Functions(Common mode)	
5-2. Functional Operations of each block	11
a. Functional operations of each block	
5-3. Functional Operations.....	12
a. LCD drive output voltage level	
b. Relationship between the display data and LCD drive output pins	
c. Connection Examples of cascade Segment Drivers	
d. Timing chart of 4-device cascade connection of Segment Drivers	
e. Connection examples for cascade common drivers	
5-4. Precautions.....	18
6. SPECIFICATIONS	19
6-1. Absolute maximum ratings	19
6-2. Recommended Operating Conditions.....	19
6-3. Electrical Characteristics.....	20
a. DC Characteristics(Segment mode/Common mode)	
b. AC Characteristics(Segment mode)	
6-4. Timing Chart of Segment Mode	25
6-5. Timing Chart of Common Mode	27
6-6. System Configuration Example	28

1. INTRODUCTION

The HM11S220 is a 240-output segment/common driver IC suitable for driving large/medium scale dot matrix LCD panels. Through the use of SST(Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LCD module. The HM11S220 is good both as a segment driver and a common driver, and it can create a low power consuming, high-resolution LCD.

2. FEATURES

- Number of LCD drive outputs : 240
- Supply voltage for LCD drive : +15.0 to +40.0V
- Supply voltage for the logic system : +2.4 to +5.5V
- Low power consumption
- Low output impedance
- Package : Super slim TCP (Tape Carrier Package)/Au Bumped chip

[Segment mode]

- Shift clock frequency : 20MHz($V_{DD} = +5.0V \sim +5.5V$)
15MHz($V_{DD} = +3.0V \sim +4.5V$)
12MHz($V_{DD} = +2.4V \sim +3.0V$)
- Adopts a data bus system
- 4-bit/8-bit parallel input modes are selectable with a mode (MD) pin
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip selection mode, causes the internal clock to be stopped by automatically counting 240 bits of input data
- Line latch circuits are reset when DISPOFFB active

[Common mode]

- Shift clock frequency : 4 MHz(MAX, $V_{DD} = +2.4V \sim +5.5V$)
- Built-in 240-bit bi-directional shift register
- Available in a single mode (240-bit shift register) or in a dual mode (120-bit shift register X 2)
 - Y1 → Y240 Single mode
 - Y240 → Y1 Single mode
 - Y1 → Y120, Y121 → Y240 Dual mode
 - Y240 → Y121, Y120 → Y1 Dual mode

The above 4 shift directions are pin-selectable

- Shift register circuits are reset when DISPOFFB active

3. BLOCK DIAGRAM




Figure 3-1. block diagram


4. PIN DESCRIPTION

4-1. Pin Description

Table 4-1. Pin description

SYMBOL	I/O	DESCRIPTION
Y1 – Y240	O	LCD drive output
V0L, V0R	-	Power supply for LCD drive
V12L, V12R	-	Power supply for LCD drive
V43L, V43R	-	Power supply for LCD drive
V5L, V5R	-	Power supply for LCD drive
L/R	I	Input for selecting the reading direction of display data at segment mode/ Input for selecting the shift direction of shift register at common mode
VDD	-	Power supply for logic system (+2.4 to +5.5V)
S/C	I	Segment mode/common mode selection
EIO2, EIO1	I/O	Input/output for chip selection at segment mode/ Shift data input/output for shift register at common mode
DI0-DI6	I	Display data input at segment mode
DI7	I	Display data input at segment mode/Dual mode data input at common mode
XCK	I	Clock input for taking display data at segment mode
DISPOFFB	I	Control input for output of non-select level
LP	I	Latch pulse input for display data at segment mode/ Shift clock input for shift register at common mode
FR	I	AC-converting signal input for LCD drive waveform
MD	I	Mode selection input
VSS	-	Ground(0 V)

4-2. Pin Connections

****Not fixed**

5. FUNCTIONAL DESCRIPTION

5-1. Pin Functions

Table 5-1. Pin Functions(Segment mode)

SYMBOL	FUNCTION
VDD	Logic system power supply pin. (+2.4V to +5.5V)
VSS	Ground pin. (0V)
V0L, V0R V12L, V12R V43L, V43R V5L, V5R	Bias power supply pins for LCD drive voltage. -Normally use the bias voltages set by a resistor divider. -Ensure that voltages are set such that $V_{SS} \leq V_5 < V_{43} < V_{12} < V_0$ -V0L(R), V12L(R), V43L(R), V5L(R) must connect to an external power supply, and supply regular voltage which is assigned by specification for each power pin.
DI7-DI0	Input pins for display data. -In 4-bit parallel input mode, input data into the 4 pins, DI3-DI0. Connect DI7-DI4 to Vss or VDD. -In 8-bit parallel input mode, input data into the 8 pins, DI7-DI0.
XCK	Clock input pin for taking display data. -Data is read at the falling edge of the clock pulse.
LP	Latch pulse input pin for display data. -Data is latched at the falling edge of the clock pulse.
L/R	Input pin for selecting the reading direction of display data. -When set to Vss level "L", data is read sequentially from Y240 to Y1. -When set to VDD level "H", data is read sequentially from Y1 to Y240.
DISPOFFB	Control input pin for output of non-select level. -The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. -When set to Vss level "L", the LCD drive output pins(Y1-Y240)are set to level V5. -When set to "L", the contents of the line latch are reset, but the display data are read in the data latch regardless of the condition of DISPOFFB. When the DISPOFFB function is canceled, the driver outputs non-select level (V12 or V43), then outputs the contents of the data latch at the next falling edge of the LP. At that time, if DISPOFFB removal time does not correspond to what is shown in AC characteristics, it can not output the reading data correctly.
FR	AC signal input pin for LCD drive waveform. -The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. -Normally it inputs a frame inversion signal. -The LCD drive output pins' output voltage levels can be set using the line latch output signal and the FR signal.
MD	Mode selection pin. -When set to Vss level "L", 8-bit parallel input mode is set. -When set to VDD level "H", 4-bit parallel input mode is set.
S/C	Segment mode/common mode selection pin. -When set to VDD level "H", segment mode is set.
EIO1, EIO2	Input/output pins for chip selection. -When L/R input is at Vss level "L", EIO1 is set for output, and EIO2 is set for input. -When L/R input is at VDD level "H", EIO1 is set for input, and EIO2 is set for output. -During output, set to "H" while LP XCK is "H" and after 240 bits of data have been read, set to "L" for one cycle (from falling edge to falling edge of XCK), after which it returns to "H". -During input, the chip is selected while EI is set to "L" after the LP signal is input. The chip is non-selected after 240 bits of data have been read.

Table 5-2. Pin Functions (Common mode)

SYMBOL	FUNCTION
Y1-Y240	LCD drive output pins. -Corresponding directly to each bit of the data latch, one level (V0, V12, V43, or V5) is selected and output.
VDD	Logic system power supply pin.(+2.4 to +5.5V)
VSS	Ground pin. (0V)
V0L, V0R V12L, V12R V43L, V43R V5L, V5R	Bias power supply pins for LCD drive voltage. -Normally use the bias voltages set by a resistor divider. -Ensure that voltages are set such that $V_{SS} \leq V_5 < V_{43} < V_{12} < V_0$. -V0L(R), V12L(R), V43L(R), V5L(R) must connect to an external power supply, and supply regular voltage which is assigned by specification for each power pin.
EIO1	Shift data input/output pin for bi-directional shift register. -Output pin when L/R is at Vss level "L", input pin when L/R is at VDD level "H". -When L/R = H, EIO1 is used as input pin, it will be pulled down. -When L/R = L, EIO1 is used as output pin, it won't be pulled down.
EIO2	Shift data input/output pin for bi-directional shift register. -Input pin when L/R is at Vss level "L", output pin when L/R is at VDD level "H". -When L/R = L, EIO2 is used as input pin, it will be pulled down. -When L/R = H, EIO2 is used as output pin, it won't be pulled down.
LP	Shift clock pulse input pin for bi-directional shift register. -Data is shifted at the falling edge of the clock pulse.
L/R	Input pin for selecting the shift direction of bi-directional shift register. -Data is shifted from Y240 to Y1 when set to Vss level "L", and data is shifted from Y1 to Y240 when set to VDD level "H".
DISPOFFB	Control input pin for output of non-select level. -The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. -When set to Vss level "L", the LCD drive output pins (Y1-Y240) are set to level V5. -When set to "L", the contents of the shift register are reset to not reading data. When the DISPOFFB function is canceled, the driver outputs non-select level (V12 or V43), and the shift data is read at the next falling edge of the LP. At that time, if DISPOFFB removal time does not correspond to what is shown in AC characteristics, the shift data is not read correctly.
FR	AC signal input pin for LCD drive waveform. -The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. -Normally it inputs a frame inversion signal. -The LCD drive output pins' output voltage levels can be set using the shift register output signal and the FR signal.
MD	Mode selection pin -When set to Vss level "L", single mode is selected, when set to VDD level "H", dual mode is selected.

SYMBOL	FUNCTION
DI7	Dual mode data input pin. -According to the data shift direction of the data shift register, data can be input starting from the 121st bit. When the chip is used in dual mode, DI7 will be pulled down. When the chip is used in single mode, DI7 won't be pulled down.
S/C	Segment mode/common mode selection pin. -When set to Vss level "L", common mode is set.
DI6-DI0	Not used. -Connect DI6-DI0 to Vss or VDD, avoiding floating.
XCK	Not used. -XCK is pulled down in common mode, so connect to Vss or open.
Y1-Y240	LCD drive output pins. -Corresponding directly to each bit of the shift register, one level(V0, V12, V43, or V5) is selected and output.

5-2. Functional Operations of each block

Table 5-3. Functional operations of each block

BLOCK	FUNCTION
Active Control	In case of segment mode, controls the selection or non-selection of the chip. Following an LP signal input, and after the chip selection signal is input, a selection signal is generated internally until 240 bits of data have been read in. Once data input has been completed, a selection signal for cascade connection is output, and the chip is non-selected. In case of common mode, controls the input/output data of bi-directional pins.
SP Conversion & Data Control	In case of segment mode, keeps input data which are 2 clocks of XCK at 4-bit parallel input mode in latch circuit, or keeps input data which are 1 clock of XCK at 8-bit parallel input mode in latch circuit, after that they are put on the internal data bus 8 bits at a time.
Data Latch Control	In case of segment mode, selects the state of the data latch which reads in the data bus signals. The shift direction is controlled by the control logic. For every 16 bits of data read in, the selection signal shifts one bit based on the state of the control circuit.
Data Latch	In case of segment mode, latches the data on the data bus. The latch state of each LCD drive output pin is controlled by the control logic and the data latch control, 240 bits of data are read in 30 sets of 8 bits
Line Latch/ Shift Register	In case of segment mode, all 240 bits which have been read into the data latch are simultaneously latched at the falling edge of the LP signal, and are output to the level shifter block. In case of common mode, shifts data from the data input pin at the falling edge of the LP signal.
Level shifter	The logic voltage signal is level-shifted to the LCD drive voltage level, and is output to the driver block.
4-Level Driver	Drives the LCD drive output pins from the line latch/shift register data, and selects one of 4 levels (V0, V12, V43, or V5) based on the S/C, FR and DISPOFFB signals.
Control Logic	Controls the operation of each block. In case of segment mode, when an LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block. Once the selection signal has been output, operation of the data latch and data transmission is controlled, 240 bits of data are read in, and the chip is non-selected. In case of common mode, controls the direction of data shift.

5-3. Functional Operations

a. LCD drive output voltage level

(Segment Mode)

FR	LATCH DATA	DISPOFFB	LCD DRIVE OUTPUT VOLTAGE LEVEL(Y1-Y240)
L	L	H	V43
L	H	H	V5
H	L	H	V12
H	H	H	V0
X	X	L	V5

(Common Mode)

FR	LATCH DATA	DISPOFFB	LCD DRIVE OUTPUT VOLTAGE LEVEL(Y1-Y240)
L	L	H	V43
L	H	H	V0
H	L	H	V12
H	H	H	V5
X	X	L	V5

Notes :- $V_{ss} \leq V5 < V43 < V12 < V0$, L : $V_{ss}(0V)$, H : $VDD(+2.4 \text{ to } +5.5V)$, X : Don't care

-“Don't care” should be fixed to “H” or “L”, avoiding floating.

There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver.

Supply regular voltage which is assigned by specification for each power pin.

b. Relationship between the display data and LCD drive output pins

(Segment Mode)

(a) 4-bit Parallel Input Mode

MD	L/R	EIO1	EIO2	DATA INPUT	NUMBER OF CLOCKS						
					1st	2nd	3rd	..	58th	59th	60th
H	L	Output	Input	DI0	Y237	Y233	Y229	..	Y9	Y5	Y1
				DI1	Y238	Y234	Y230	..	Y10	Y6	Y2
				DI2	Y239	Y235	Y231	..	Y11	Y7	Y3
				DI3	Y240	Y236	Y232	..	Y12	Y8	Y4
H	H	Input	Output	DI0	Y4	Y8	Y12	..	Y232	Y236	Y240
				DI1	Y3	Y7	Y11	..	Y231	Y235	Y239
				DI2	Y2	Y6	Y10	..	Y230	Y234	Y238
				DI3	Y1	Y5	Y9	..	Y229	Y233	Y237

(b) 8-bit Parallel Input Mode

MD	L/R	EIO1	EIO2	DATA INPUT	NUMBER OF CLOCKS						
					1st	2nd	3rd	..	28th	29th	30th
L	L	Output	Input	DI0	Y233	Y225	Y217	..	Y17	Y9	Y1
				DI1	Y234	Y226	Y218	..	Y18	Y10	Y2
				DI2	Y235	Y227	Y219	..	Y19	Y11	Y3
				DI3	Y236	Y228	Y220	..	Y20	Y12	Y4
				DI4	Y237	Y229	Y221	..	Y21	Y13	Y5
				DI5	Y238	Y230	Y222	..	Y22	Y14	Y6
				DI6	Y239	Y231	Y223	..	Y23	Y15	Y7
				DI7	Y240	Y232	Y224	..	Y24	Y16	Y8
L	H	Input	Output	DI0	Y8	Y16	Y24	..	Y224	Y232	Y240
				DI1	Y7	Y15	Y23	..	Y223	Y231	Y239
				DI2	Y6	Y14	Y22	..	Y222	Y230	Y238
				DI3	Y5	Y13	Y21	..	Y221	Y229	Y237
				DI4	Y4	Y12	Y20	..	Y220	Y228	Y236
				DI5	Y3	Y11	Y19	..	Y219	Y227	Y235
				DI6	Y2	Y10	Y18	..	Y218	Y226	Y234
				DI7	Y1	Y9	Y17	..	Y217	Y225	Y233

(Common Mode)


MD	L/R	DATA TRANSFER DIRECTION	EIO1	EIO2	DI7
L (Single)	L	Y240 → Y1	Output	Input	X
	H	Y1 → Y240	Input	Output	X
H (Dual)	L	Y240 → Y121	Output	Input	Input
		Y120 → Y1			
	H	Y1 → Y120	Input	Output	Input
		Y121 → Y240			

Notes : - L : Vss(0 V), H : VDD (+2.4 to +5.5V), X : Don't care.


- "Don't care" should be fixed to "H" or "L", avoiding floating.

c. Connection examples of cascade segment drivers


(a) When L/R = "L"



(b) When L/R = "H"




d. Timing chart of 4-device cascade connection of segment drivers




e. Connection examples of cascade common drivers


(a) Single Mode (L/R = "L")




(b) Single Mode(L/R = "H")



(c) Dual Mode (L/R = "L")



(d) Dual Mode (L/R = "H")



5-4. Precautions


-Precautions when connecting or disconnecting the power supply

This IC has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating. The details are as follows.

-When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power.

-It is advisable to connect the serial resistor (50 to 100 Ω) or fuse to the LCD drive power V0 of the system as a current limiter. Set up a suitable value of the resistor in consideration of the display grade.

And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on DISPOFFB function. After that, cancel the DISPOFFB function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level V5 on DISPOFFB function. Then, disconnect the logic system power after disconnecting the LCD drive power. When connecting the power supply, follow the recommended sequence shown here.



6. SPECIFICATIONS

6-1. Absolute Maximum Ratings

PARAMETER	SYMBOL	APPLICABLE PINS	RATING	UNIT	NOTE
Supply voltage(1)	VDD	VDD	-0.3 to +7.0	V	1, 2
Supply voltage (2)	V0	V0L, V0R	-0.3 to +45.0	V	
	V12	V12L, V12R	-0.3 to V0 + 0.3	V	
	V43	V43L, V43R	-0.3 to V0 + 0.3	V	
	V5	V5L, V5R	-0.3 to V0 + 0.3	V	
Input voltage	VI	DI7-DI0, XCK, LP, L/R, FR, MD, S/C, EIO1 EIO2, DISPOFFB	-0.3 to VDD+ 0.3	V	
Storage temperature	TSTG		-45 to +125		

Notes : 1. Ta = +25

2. The maximum applicable voltage on any pin with respect to Vss(0 V)

6-2. Recommended Operating Conditions

PARAMETER	SYMBOL	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage (1)	VDD	VDD	+2.4		+5.5	V	1, 2
Supply voltage (2)	V0	V0L, V0R	+15.0		+42.0	V	
Operating temperature	Ta		-30		+85		

Notes : 1. The applicable voltage on any pin with respect to Vss (0 V)

2. Ensure that voltage are set such that $V_{ss} \leq V_5 < V_{43} < V_{12} < V_0$

6-3. Electrical Characteristics

a. DC Characteristics

(Segment Mode) (V_{SS} = V_S = 0 V, V_{DD} = +2.4 to +5.5V, V_O = +15.0 to +42.0 V, T_a = -30 to +85)

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "LOW" voltage	V _{IL}		DI7-DI0, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, DISPOFFB,			0.2V _{DD}	V	
Input "HIGH" voltage	V _{IH}			0.8V _{DD}			V	
Output "LOW" voltage	V _{OL}	I _{OL} =+0.4mA	EIO1, EIO2			+0.4	V	
Output "HIGH" voltage	V _{OH}	I _{OH} =-0.4mA		V _{DD} -0.4			V	
Input leakage current	I _{LIL}	V _I = V _{SS}	DI7-DI0, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, DISPOFFB			-10.0	μA	
	I _{LIH}	V _I = V _{DD}				+10.0	μA	
Output resistance	R _{ON}	V _{ON} = 0.5V	Y1-Y240		1.0	1.5	kΩ	
					1.5	2.0		
					2.0	2.5		
Standby current	I _{STB}		V _{SS}			75.0	μA	1
Supply current(1) (Non-selection)	I _{DD1}		V _{DD}			2.0	mA	2
Supply current(2) (Selection)	I _{DD2}		V _{DD}			12.0	mA	3
Supply current(3)	I _O		V _{OL} , V _{OR}			1.5	mA	4

- Notes : 1. V_{DD} = +5.0 V, V_O = +40.0 V, V_I = V_{SS}.
 2. V_{DD} = +5.0 V, V_O = +40.0 V, f_{XCK} = 20MHz, no-load, E_I = V_{DD}.
 The input data is turned over by data taking clock(4-bit parallel input mode).
 3. V_{DD} = +5.0 V, V_O = +40.0 V, f_{XCK} = 20MHz, no-load, E_I = V_{SS}.
 The input data is turned over by data taking clock (4-bit parallel input mode).
 4. V_{DD} = +5.0 V, V_O = +40.0 V, f_{XCK} = 20MHz, f_{LP} = 41.6kHz, f_{FR} = 80Hz, no-load.
 The input data is turned over by data taking clock(4-bit parallel input mode).

(Common Mode) (V_{SS} = V_S = 0 V, V_{DD} = +2.4 to +5.5V, V₀ = +15.0 to +42.0 V, T_a = -30 to +85)

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "LOW" voltage	V _{IL}		DI7-DI0, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, DISPOFFB,			0.2V _{DD}	V	
Input "HIGH" voltage	V _{IH}			0.8V _{DD}			V	
Output "LOW" voltage	V _{OL}	I _{OL} =+0.4mA	EIO1, EIO2			+0.4	V	
Output "HIGH" voltage	V _{OH}	I _{OH} =-0.4mA		V _{DD} -0.4			V	
Input leakage current	I _{LIL}	V _I = V _{SS}	DI7-DI0, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, DISPOFFB			-10.0	μA	
	I _{LIH}	V _I = V _{DD}				+10.0	μA	
Input pull-down current	I _{PD}	V _I = V _{DD}	DI7, XCK, EIO1, EIO2			100.0	μA	
Output resistance	R _{ON}	I _{VON} = 0.5V	Y1-Y240		1.0	1.5	kΩ	
					1.5	2.0		
					2.0	2.5		
Standby current	I _{STB}		V _{SS}			75.0	μA	1
Supply current(1)	I _{DD}		V _{DD}			120.0	μA	2
Supply current(2)	I ₀		V _{0L} , V _{0R}			240.0	μA	2

Notes : 1. V_{DD} = +5.0 V, V₀ = +40.0 V, V_I = V_{SS}.2. V_{DD} = +5.0 V, V₀ = +40.0 V, f_{LP} = 41.6 kHz, f_{FR} = 80Hz, 1/480 duty operation, no-load.

b. AC Characteristics(Segment Mode 1) (V_{SS} = V_S = 0 V, V_{DD} = +5.0 to +5.5 V, V_O = +15.0 to +40.0V, T_a = -30 to +85)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	twck	t _R , t _F ≤ 10ns	50			ns	1
Shift clock "H" pulse width	twckH		15			ns	
Shift clock "L" pulse width	twckL		15			ns	
Data setup time	tDS		10			ns	
Data hold time	tDH		12			ns	
Latch pulse "H" pulse width	twLPH		15			ns	
Shift clock rise to latch pulse rise time	tLD		0			ns	
Shift clock fall to latch pulse fall time	tSL		30			ns	
Latch pulse rise to shift clock rise time	tLS		25			ns	
Latch pulse fall to shift clock fall time	tLH		25			ns	
Enable setup time	ts		10			ns	
Input signal rise time	tR				50	ns	2
Input signal fall time	tF				50	ns	2
DISPOFFB removal time	tSD		100			ns	
DISPOFFB "L" pulse width	twDL		1.2			μs	
Output delay time(1)	tD	CL = 15 pF			30	ns	
Output delay time(2)	tPD1, tPD2	CL = 15 pF			1.2	μs	
Output delay time(3)	tPD3	CL = 15 pF			1.2	μs	

Notes : 1. Takes the cascade connection into consideration
 2. (twck - twckH - twckL)/2 is maximum in the case of high speed operation.

(Segment Mode 2) (V_{SS} = V_S = 0 V, V_{DD} = +3.0 to +4.5 V, V_O = +15.0 to +40.0V, T_a = -30 to +85)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	Twck	t _R , t _F ≤ 10ns	66			ns	1
Shift clock "H" pulse width	TwCKH		23			ns	
Shift clock "L" pulse width	twCKL		23			ns	
Data setup time	t _{DS}		15			ns	
Data hold time	t _{DH}		23			ns	
Latch pulse "H" pulse width	twLPH		30			ns	
Shift clock rise to latch pulse rise time	t _{LD}		0			ns	
Shift clock fall to latch pulse fall time	t _{SL}		50			ns	
Latch pulse rise to shift clock rise time	t _{LS}		30			ns	
Latch pulse fall to shift clock fall time	t _{LH}		30			ns	
Enable setup time	t _S		15			ns	
Input signal rise time	t _R				50	ns	2
Input signal fall time	t _F				50	ns	2
DISPOFFB removal time	t _{SD}		100			ns	
DISPOFFB "L" pulse width	twDL		1.2			μs	
Output delay time(1)	t _D	CL = 15 pF			41	ns	
Output delay time(2)	t _{PD1} , t _{PD2}	CL = 15 pF			1.2	μs	
Output delay time(3)	t _{PD3}	CL = 15 pF			1.2	μs	

Notes : 1. Takes the cascade connection into consideration
 2. (twck - twckH - twckL)/2 is maximum in the case of high speed operation.

(Segment Mode 3) (VSS = V5 = 0 V, VDD = +2.4 to +3.0 V, V0 = +15.0 to +40.0V, Ta= -30 to +85)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	twck	tR, tF ≤ 10ns	82			ns	1
Shift clock "H" pulse width	twckH		28			ns	
Shift clock "L" pulse width	twckL		28			ns	
Data setup time	tDS		20			ns	
Data hold time	tDH		23			ns	
Latch pulse "H" pulse width	twLPH		30			ns	
Shift clock rise to latch pulse rise time	tLD		0			ns	
Shift clock fall to latch pulse fall time	tSL		65			ns	
Latch pulse rise to shift clock rise time	tLS		30			ns	
Latch pulse fall to shift clock fall time	tLH		30			ns	
Enable setup time	ts		15			ns	
Input signal rise time	tR				50	ns	2
Input signal fall time	tF				50	ns	2
DISPOFFB removal time	tSD		100			ns	
DISPOFFB "L" pulse width	twDL		1.2			μs	
Output delay time(1)	tD	CL = 15 pF			57	ns	
Output delay time(2)	tPD1, tPD2	CL = 15 pF			1.2	μs	
Output delay time(3)	tPD3	CL = 15 pF			1.2	μs	

Notes : 1. Takes the cascade connection into consideration
2. (twck - twckH - twckL)/2 is maximum in the case of high speed operation.

6-4. Timing Chart of Segment Mode




Fig. 6 Timing Characteristics (1)




Fig. 7 Timing Characteristics (2)





Fig. 8 Timing Characteristics (3)

(Common Mode) (V_{SS} = V_S = 0V, V_{DD} = +2.4 to +5.5V, V₀ = +15.0 to +40.0V, T_a = -30 to +85)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Shift clock period	t _{WLP}	t _R , t _F ≤ 20ns	250			ns
Shift clock "H" pulse width	t _{WLPH}	V _{DD} = +5.0 ± 0.5V	15			ns
		V _{DD} = +2.5 to +4.5V	30			ns
Data setup time	t _{su}		30			ns
Data hold time	t _H		50			ns
Input signal rise time	t _R				50	ns
Input signal fall time	t _F				50	ns
DISPOFFB removal time	t _{SD}		100			ns
DISPOFFB "L" pulse width	t _{WDL}		1.2			μs
Output delay time(1)	t _{DL}	CL = 15 pF			200	ns
Output delay time(2)	t _{PD1} , t _{PD2}	CL = 15 pF			1.2	μs
Output delay time (3)	t _{PD3}	CL = 15 pF			1.2	μs

6-5. Timing Chart of Common Mode



6-6. System Configuration Example

